#### H01L

SEMICONDUCTOR DEVICES NOT COVERED BY CLASS <u>H10</u> (use of semiconductor devices for measuring <u>G01</u>; resistors in general <u>H01C</u>; magnets, inductors or transformers <u>H01F</u>; capacitors in general <u>H01G</u>; electrolytic devices <u>H01G 9/00</u>; batteries or accumulators <u>H01M</u>; waveguides, resonators or lines of the waveguide type <u>H01P</u>; line connectors or current collectors <u>H01R</u>; stimulated-emission devices <u>H01S</u>; electromechanical resonators <u>H03H</u>; loudspeakers, microphones, gramophone pick-ups or like acoustic electromechanical transducers <u>H04R</u>; electric light sources in general <u>H05B</u>; printed circuits, hybrid circuits, casings or constructional details of electrical apparatus, manufacture of assemblages of electrical components <u>H05K</u>; use of semiconductor devices in circuits having a particular application, see the subclass for the application)

#### **Definition statement**

This place covers:

in general

- · discrete and integrated semiconductor devices and
- · other electric solid state devices (as far as not provided for in another subclass) and
- · details thereof.

This includes the following kind of devices:

- integrated circuit devices, e.g. CMOS integrated devices, DRAM, EPROM or CCD;
- semiconductor devices (e.g. field-effect, bipolar) adapted for rectifying, amplifying, oscillating or switching, e.g. diodes, transistors or thyristors;
- semiconductor devices sensitive to radiation, e.g. photo diodes, photo transistors or solar cells;
- incoherent light emitting diodes, e.g. LED;
- solid state devices using organic materials as the active part or using a combination of organic materials with other materials as the active part, e.g. organic LED or polymer LED;
- electric solid state devices using thermoelectric, superconductive, piezoelectric, electrostrictive, magnetostrictive, galvano-magnetic or bulk negative resistance effects, e.g. thermo couples, Peltier elements, Josephson elements, piezo elements;
- photo-resistors, magnetic field dependent resistors or field effect resistors;
- capacitors having potential barriers or resistors having potential barriers;
- · thin-film or thick-film circuits:
- processes and apparatus adapted for the manufacture or treatment of such devices, except where such processes relate to single step processes for which provision exists elsewhere.

# Relationships with other classification places

Microstructural devices or systems are classified in subclass B81B, and the processes and apparatus specially adapted for the manufacture or treatment thereof are classified in subclass B81C. So, by way of example, microelectro-mechanical devices (MEMS), containing microelectronic and mechanical components, are classified in group B81B 7/02, and their manufacture, treatment or assembling in the relevant groups of B81C. Microstructural devices or systems working purely electrically or electronically, or related processes or apparatus for the manufacture or treatment thereof are, however, not covered by B81B or B81C and are classified in section H, for example in the groups of the current subclass H01L.

Microstructural devices or systems being of other than purely electrical or electronically type, and apparatus or processes for the manufacture or treatment thereof, which are normally classified in

the subclasses <u>B81B</u> and <u>B81C</u>, may be also classified in those groups of <u>H01L</u> providing for their structural or functional features, whenever such features are of interest per se.

Nanostructures, which are normally classified in subclass <u>B82B</u>, may be also classified in those groups of <u>H01L</u> providing for their structural or functional features, whenever such features are of interest per se.

## References

## Limiting references

This place does not cover:

Use of semiconductor devices for measuring	<u>G01</u>
Non-adjustable resistors from semiconductor material	H01C 7/00
Magnets, inductors, transformers	<u>H01F</u>
Capacitors in general	<u>H01G</u>
Electrolytic devices	H01G 9/00
Batteries, accumulators	<u>H01M</u>
Waveguides, resonators or lines of the waveguide type	<u>H01P</u>
Line connectors, current collectors	<u>H01R</u>
Lasers, stimulated emission devices, e.g. semiconductor laser	H01S, H01S 5/00
Electromechanical resonators; impedance networks	<u>H03H</u>
Loudspeakers, microphones, gramophone pick-ups or like acoustic electromechanical transducers	<u>H04R</u>
Electric light sources in general	<u>H05B</u>
Printed circuits, hybrid circuits, casings or constructional details of electric apparatus, manufacture of assemblages of electrical components	<u>H05K</u>

#### Informative references

Containers merely intended for transport or storage of wafers except during manufacture or finishing devices thereon	B65D 85/30
Conveying systems for semiconductor wafers except during manufacture or treatment of semiconductor or electric solid state devices or components thereon	B65G 49/07
Micromechanical Devices (MEMS)	<u>B81B</u>
Processes and apparatus specially adapted for the manufacture or treatment of microstructural devices or systems	<u>B81C</u>
Coating Material	<u>C23C</u>
Non-mechanical removal of metallic material from surface	<u>C23F</u>
Measurement of Mechanical Vibrations or Ultrasonic, Sonic or Infrasonic Waves	<u>G01H</u>
Measurement of Intensity, velocity, Spectral, Content, Polarization, Phase or Pulse Characteristic of Infrared, Visible or Ultraviolet Light	G01J
Measuring Electrical or Magnetic Variables	<u>G01P</u>

Details of scanning-probe apparatus, in general	G01Q 10/00 - G01Q 90/00
Radio Direction-Finding; Radio Navigation; Determining Distance or Velocity by Use of Radio Waves; Locating or Presence-Detecting by Use of the Reflection or Reradiation of Radio Waves; Analogous Arrangements Using Other Waves	<u>G01S</u>
Measuring Nuclear or X-Radiation	<u>G01T</u>
Electro photography	<u>G03G</u>
Systems for Regulating Electrical or Magnetic Variables	<u>G05F</u>
Digital Computers	<u>G06F</u>
Static Stores	<u>G11C</u>
Conductive and Insulating Materials	<u>H01B</u>
Electric discharge tubes or discharge lamps	<u>H01J</u>
Amplifiers	<u>H03F</u>
Pictorial Communication, e.g. Television	<u>H04N</u>

# Special rules of classification

In this subclass, Indexing Codes are mainly attributed with a view to allow retrieval of documents comprising a combination of technical characteristics, some of them being unimportant per se, and, hence, identified as additional information rather than invention information.

In this subclass, both the process and apparatus for the manufacture or treatment of a device and the device itself are classified, whenever both of these are described sufficiently to be of interest.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

assembly of a device	the "assembly" of a device is the building up of the device from its component constructional units and includes the provision of fillings in containers.
complete device	a "complete device" is a device in its fully assembled state which may or may not require further treatment, e.g. electro-forming, before it is ready for use but which does not require the addition of further structural units.
component	a "component" is one electric circuit element of a plurality of elements formed in or on a common substrate.
container	a "container" is an enclosure forming part of the complete device and is essentially a solid construction in which the body of the device is placed, or which is formed around the body without forming an intimate layer thereon.
device	the term "device" refers to an electric circuit element; where an electric circuit element is one of a plurality of elements formed in or on a common substrate it is referred to as a "component".

electrodes	"electrodes" are regions in or on the body of the device (other than the solid-state body itself), which exert an influence on the solid-state body electrically, whether or not an external electrical connection is made thereto. An electrode may include several portions and the term includes metallic regions which exert influence on the solid-state body through an insulating region (e.g. capacitive coupling) and inductive coupling arrangements to the body. The dielectric region in a capacitive arrangement is regarded as part of the electrode. In arrangements including several portions only those portions which exert an influence on the solid-state body by virtue of their shape, size or disposition or the material of which they are formed are considered to be part of the electrode. The other portions are considered to be "arrangements for conducting electric current to or from the solid-state body" or "interconnections between solid state components formed in or on a common substrate", i.e. leads.
encapsulation	an "encapsulation" is an enclosure which consists of one or more layers formed on the body and in intimate contact therewith.
integrated circuit	an "integrated circuit" is a device where all components, e.g. diodes, resistors, are built up on a common substrate and form the device including interconnections between the components.
integration process	processes for the manufacture of at least two different components where the process is especially adapted to their integration, e.g. to take advantage of the integration or to reduce their manufacturing cost. Example: in a CMOS process, the same ion implant dopes the p-MOS gate and the n-MOS source and drain. Consequently, a process for the manufacture of a component per se is not considered as an integration process, even though that component will be part of an integrated circuit.
interconnection	refers to the arrangement of conductive and insulating regions aimed at electrically connecting the respective electrodes of at least two device units, e.g. two transistors.
parts	the term "parts" includes all structural units which are included in a complete "device".
solid state body	the expression "solid state body" refers to the body of material within which, or at the surface of which, the physical effects characteristic of the device occur. In thermoelectric devices it includes all materials in the current path.
wafer	a "wafer" means a slice of semiconductor or crystalline substrate material, which can be modified by impurity diffusion (doping), ion implantation or epitaxy, and whose active surface can be processed into arrays of discrete devices or integrated circuits.

# **Synonyms and Keywords**

In patent documents, the following words/expressions are often used with the meaning indicated:

package	container, encapsulation.
1	

# Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

#### **Definition statement**

This place covers:

Processes and apparatus that are specially adapted for the manufacturing of semiconductor or solid state devices belonging to the type:

- Integrated circuit devices, e.g. CMOS integrated devices, DRAM, EPROM, CCD;
- Semiconductor devices (e.g. field-effect, bipolar) adapted for rectifying, amplifying, oscillating or switching, e.g. diodes, transistors, thyristors;

This main group includes;

- · Manufacture or treatment of the above semiconductor devices or of parts thereof
- Manufacture or treatment of solid state devices other than semiconductor devices, or of parts thereof
- Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components
- Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; manufacture of integrated circuit devices or of parts thereof

#### References

#### Informative references

Processes or apparatus specially adapted for the manufacture or treatment of devices provided for in groups H01L 31/00, H01L 33/00, H10K 30/00, H10K 50/00, H10K 59/00, H10K 71/00, H10K 85/00, H10K 99/00, H10N 10/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00 H10K 99/00 or of parts thereof, see these groups	H01L 31/00, H01L 33/00, H10K 30/00, H10K 50/00, H10K 59/00, H10K 71/00, H10K 85/00, H10K 99/00, H10N 10/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00 H10K 99/00
Processes for applying liquids or other fluent materials	B05D 1/00
Liquid cleaning (in general)	B08B 3/00
Machines, Devices, or Processes for Grinding or Polishing	<u>B24B</u>
Containers, packaging elements or packages specially adapted for particular articles or materials	B65D 85/00
Shaped ceramic Products	C04B 35/00
Polishing compositions	C09G 1/00
Cleaning Compositions	<u>C11D</u>
Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material	C23C 14/00
Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating (CVD)	C23C 16/00

Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating	C23C 18/00
Etching metallic material by chemical means	C23F 1/00
Processes for the Electrolytic or Electrophoretic Production of Coatings	<u>C25D</u>
Single Crystal Growth; Epitaxy	<u>C30B</u>
Testing individual semiconductor devices	G01R 31/00
Preparation of originals for the photomechanical production of textured or patterned surfaces	G03F 1/00
Photolithographic, production of textured or patterned surfaces	G03F 7/00
Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces	G03F 9/00
Discharge tubes with provision for introducing objects or material to be exposed to the discharge (plasma etching; ion implantation)	H01J 37/00
Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components	H05K 13/00

## Special rules of classification

Single mono-steps for which a provision exists elsewhere in ECLA need not to be classified in H01L 21/00, except if they are specific to the fabrication of semiconductor devices as defined under H01L 21/00. E.g., apparatuses which are not specific to the fabrication of these devices, e.g. apparatuses for depositing layers, are classified in C23C or C30B.

Direct pre-treatment or direct post-treatment of a specific step is classified under the specific step if no other place exists in <u>H01L 21/00</u>. Example: annealing after layer coating is classified together with the coating. Exception: cleaning, see <u>H01L 21/02041</u>

In <u>H01L 21/00</u>, poly-silicon is generally considered as a conductive material for classification purposes, except for its deposition (H01L 21/02365) where it is considered as semiconducting.

Polishing or chemical-mechanical polishing are not distinguished for classification.

Machines and apparatuses for which a provision exists somewhere else in CPC are not classified In H01L 21/00. For example apparatus for deposition of materials are classified in C23C or C30B.

Machines and apparatuses for which no particular provision exists in CPC are classified in <u>H01L 21/67</u> and subgroups. See also the notes under H01L 21/67.

Processes mainly consisting of features of the use of the elements of the apparatus and which are necessary to operate said apparatus (like for example rotating the turntable of a polisher, evacuating the chamber of a plasma apparatus etc...) need not to be classified in <u>H01L 21/00</u>.

Subject matter relating to processes and apparatus which are clearly suitable for manufacture or treatment of devices whose bodies comprise elements of the fourth group of the Periodic System (silicon, germanium), and where the material used is not explicitly specified, is classified in the subgroups relating to semiconductors of the fourth group of the Periodic System (silicon, germanium).

For multistep processes, a junction between two regions of the same material but in a different crystalline state, e.g. amorphous silicon or polysilicon emitters on single crystalline silicon, is not considered as a heterojunction.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Dry Process	refers to processes wherein only gases or vapours are provided on the surface of a substrate, e.g. a wafer, irrespective of the physical state of the reaction products, gaseous, liquid or solid.
Wet Process	refers to processes wherein only liquids are provided at the surface of a wafer, including the condensation on the surface of a wafer of gaseous components.
Pre-, post-treatment	direct, for example in situ, treatment, preceding or following a main technological step, aimed at improving said main technological step or its result. Not considered as a technological step per se. Examples: - annealing or crystallisation after deposition of insulating layers, - cleaning before or after a technological step, - modifying an insulating layer just after its formation, e.g. implantation after deposition
After treatment	Subsequent main technological step. Examples: - patterning or polishing of a layer after deposition- modifying an insulating layer after a step which is not the formation of the insulating layer

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

CVD	Chemical vapour deposition
PECVD	Plasma enhanced CVD
LPCVD	Low pressure CVD
PVD	Physical Vapour Deposition
ALD	Atomic layer deposition
ALE	Atomic layer epitaxy
СМР	Chemical mechanical polishing
ECMP	Electrochemical CMP
SOI	Silicon on Insulator
BESOI	Bonded and Etched-Back Silicon-On-Insulator
sos	Silicon on Sapphire
HSG	Hemispherical grain
RIE	Reactive ion etching
BSG	boron silicate glass
PSG	phosphorous silicate glass
BPSG	boron phosphorous silicate glass
USG	Undoped silicate glass
FSG	Fluorine silicate glass
PZT	Lead zirconate titanate
BST	Barium strontium titanate
HSQ	Hydrogen silsesquioxane
MBE	Molecular beam epitaxy

TELO.	Tess substant and a
ELO	Epitaxial lateral overgrowth
MIS	Metal-insulator-semiconductor
MOS	Metal-oxide-semiconductor
CMOS	Complementary MOS
DMOS	Double diffused MOS
VDMOS	Vertical DMOS
LDMOS	Lateral DMOS
IMPATT	Impact Ionization Avalanche Transit Time
TRAPATT	Trapped Plasma Avalanche Triggered Transistor
SITh	Static induction thyristor
FCTh	Field controlled thyristor
IGBT	Insulated Gate Bipolar Transistor
HET	Hot electron transistor
SET	Single electron transistor
SIT	Static Induction Transistor
MBT	Metal base transistor
RHET	Resonant tunnelling hot electron transistor
RTT	Resonant tunnelling transistor
BBT	Bulk barrier transistor
PBT	Permeable Base Transistor
HFET	Heterostructure FET
HIGFET	Heterostructure Insulated Gate FET
SISFET	Semiconductor-insulator-semiconductor FET
HJFET	Hetero Junction FET
MISFET	Metal-insulator-semiconductor FET
JFET	Junction FET
FinFET	FET with Fin-type channel
MuGFET	Multi Gate FET
HEMT	High Electron Mobility Transistor
PDBT	Planar doped barrier transistor
CHINT	Charge injection transistor
LDD	lightly doped drain
DDD	Double diffused drain
EPIC	Epitaxial Passivated Integrated Circuit
LOCOS	Local Oxidation of Silicon
SWAMI	Side Wall Masked Isolation
SILO	Sealed Isolation LOCOS
SIMOX	Separation by Implantation of Oxygen
FIPOS	Full Isolation by porous oxidized silicon
ELTRAN	Epitaxial Layer Transfer

Synonyms and Keywords

SEG	Selective Epitaxial Growth
DRAM	Dynamic RAM
CCD	Charge Coupled Device

## H01L 21/02002

## {Preparing wafers}

#### **Definition statement**

This place covers:

Multi-step processes for the manufacture of semiconductor wafers for the fabrication of semiconductor devices as defined under <u>H01L 21/00</u>, prior to the fabrication of any device or part of device, i.e. between the sawing of ingots (covered by <u>B28D</u>) and the cleaning of the wafers (<u>H01L 21/02041</u>), e.g. grinding followed by lapping and polishing.

Covers the preparation of bulk semiconductor wafers (e.g. bulk silicon wafers).

# Relationships with other classification places

See also <u>H01L 21/8258</u>, which has been used for classifying the fabrication of substrates containing parts of Group-IV and Group AIII-BV semiconductors.

See also C30B 33/00.

#### References

#### Limiting references

This place does not cover:

Thermal smoothening	H01L 21/324
The fabrication of inhomogeneous wafers, like SOI	H01L 21/76
Marking of wafers	H01L 23/544
The fabrication of wafers comprising portions of different materials	H01L 27/00
Forming flats	C30B 33/00

## Special rules of classification

Wafers per se are classified in H01L 29/06

## H01L 21/02005

## {Preparing bulk and homogeneous wafers}

## **Definition statement**

This place covers:

Bulk, homogeneous wafers:

- · Group IV, Si, Ge,
- Group III-V, GaAs, InP,

## {Specific process step}

#### **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on a specific step.

#### H01L 21/02013

# {Grinding, lapping}

#### **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on the grinding or lapping, e.g. multiple grinding steps.

## H01L 21/02016

## {Backside treatment}

#### **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on the backside treatment.

Includes backside treatment for recognition purposes

## H01L 21/02019

# {Chemical etching}

# **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on the chemical etching step or steps.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Chemical or electrical treatment, e.g. electrolytic etching

H01L 21/306

## H01L 21/02021

## {Edge treatment, chamfering}

#### **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on the edge treatment, e.g. chamfering.

#### References

## Limiting references

This place does not cover:

Does not cover the processing of edges of Smart Cut donor substrates,	H01L 21/02032
classified in reclaiming/reprocessing	

## H01L 21/02024

# {Mirror polishing}

#### **Definition statement**

This place covers:

Multistep process for preparing wafers where the accent is put on the mirror polishing.

## Special rules of classification

In case a mechanical mirror polishing is completed by a chemical flattening step, e.g. a gaseous flattening step, the latter is classified independently.

#### H01L 21/02027

## {Setting crystal orientation}

## **Definition statement**

This place covers:

Multistep processes for preparing wafers having a specific orientation planes as useful plane, or a specific orientation plane in a plane parallel to the surface.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Single-crystal growth by pulling from a melt characterised by the seed,	C30B 15/36
e.g. its crystallographic orientation	

## H01L 21/0203

## {Making porous regions on the surface}

#### **Definition statement**

This place covers:

Making a surface of the wafer porous. Includes formation of internal porous regions.

#### References

#### Limiting references

Localized formation (using e.g. masks) of porous regions	H01L 21/306,
	H01L 21/3063

## {by reclaiming or re-processing}

#### **Definition statement**

This place covers:

Multistep processes for reclaiming or re-processing, a wafer containing more than a cleaning process. Also contains the re-processing of Smart-Cut donor substrates.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Specific cleaning for reclaiming or reprocessing	
I Specific cleaning for reciaiming or reprocessing	

H01L 21/02079

## H01L 21/02035

## {Shaping}

#### **Definition statement**

This place covers:

Processes adapted to change the shape of a wafer, either in the surface plane (e.g. square, rectangular wafers), or in cross section (bone cross section).

#### References

## Limiting references

This place does not cover:

The provision of flats, classified with the fabrication of the ingot	<u>C30B</u>
--	-------------

## H01L 21/02041

#### {Cleaning}

## **Definition statement**

This place covers:

Cleaning of wafers before or during manufacturing;

Cleaning is the removal of entities which were always unwanted, like particles, impurities, stringers, fences etc. Also includes the removal of edge beads or unwanted coatings on edges or backside of the wafers etc., except photoresist edge beads and photoresist on backside.

Removal of entities which have had a use or a function (sidewalls, resists etc.) is not considered to be a cleaning.

Includes the removal of natural oxide, see also the section "Special rules for classification within this group" below.

Starts with the deep cleaning carried out before first fabrication step (Piranha-RCA) up to cleaning after singulation.

# Relationships with other classification places

Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together with wet cleaning in <u>H01L 21/02052</u>.

#### References

## Limiting references

This place does not cover:

Does not cover the transformation of an impurity or contaminant in something else remaining on the device, e.g. passivation, classified with passivation in general	H01L 21/28247
Processes for the removal of only photoresists, classified in	H01L 21/31127
Removal of excess metal after silicidation, classified in	H01L 21/3213
Does not cover processes for the removal of photoresists edge beads after coating	G03F 7/168, G03F 7/2028

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cleaning apparatus	H01L 21/67005
Cleaning by methods involving the use of tools, brushes, or analogous members, the use or presence of liquid or steam, the use of air flow or gas flow; Cleaning by electrostatic means	B08B 1/00 - B08B 7/00
Detergent compositions, e.g. cleaning solutions or liquids	<u>C11D</u>

## Special rules of classification

Removal of only natural oxide is also classified in <u>H01L 21/311</u> if the process is of special relevance for thick oxides.

Removal of impurities, e.g. side walls after RIE, together with the photoresist is classified in <u>H01L 21/02041</u>, and additionally in <u>H01L 21/311</u>, if the resist removal method is peculiar.

## **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

RCA	standard clean composed of SC-1 and SC-2 at least, with piranha and HF or DHF
SC-1	standard clean 1: NH4OH-H2O2
SC-2	standard clean 2: HCl, H <sub>2</sub> O <sub>2</sub>
DHF	diluted HF
Piranha	H <sub>2</sub> SO <sub>4</sub> -peroxide

# {Cleaning before device manufacture, i.e. Begin-Of-Line process}

#### **Definition statement**

This place covers:

Cleaning of the wafer before any manufacturing step for the device is carried out.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Does not cover the transformation of an impurity or contaminant in something else remaining on the device, e.g. passivation	H01L 21/28247
Processes for the removal of only photoresist	H01L 21/31127
Removal of excess metal after silicidation	H01L 21/3213
Does not cover processes for the removal of photoresist edge beads after coating	G03F 7/168, G03F 7/2028

## H01L 21/02046

# {Dry cleaning only (H01L 21/02085 takes precedence)}

## **Definition statement**

This place covers:

All cleaning steps are dry, or when the invention is focussed on a dry cleaning aspect, the cleaning also containing more classical wet steps, like RCA.

## References

#### Limiting references

This place does not cover:

Cleaning of diamond	H01L 21/02085

## H01L 21/02052

# {Wet cleaning only (H01L 21/02085 takes precedence)}

## **Definition statement**

This place covers:

Wet cleaning.

#### References

## Limiting references

Cleaning of diamond	H01L 21/02085
	<u> </u>

## Special rules of classification

Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together with wet cleaning in <u>H01L 21/02052</u>.

# H01L 21/02054

## {combining dry and wet cleaning steps (H01L 21/02085 takes precedence)}

#### **Definition statement**

This place covers:

The sequence of combining wet and dry steps.

#### References

#### Limiting references

This place does not cover:

Cleaning of diamond	H01L 21/02085

## Special rules of classification

Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together wet cleaning in H01L 21/02052.

## H01L 21/02057

## (Cleaning during device manufacture)

## **Definition statement**

This place covers:

Cleaning when at least a fabrication step for a device (for example, first oxidation) has been carried out.

## H01L 21/0206

## {during, before or after processing of insulating layers}

#### **Definition statement**

This place covers:

- Cleaning after etching gate sidewalls and etching of gate oxide.
- · Cleaning after formation of a resist pattern

## H01L 21/02079

## {Cleaning for reclaiming}

## **Definition statement**

This place covers:

Reclaiming of semiconductor wafers as well as donor semiconductor wafers, e.g. donors in Smart-Cut®

#### References

## Limiting references

This place does not cover:

Etching for reclaiming	H01L 21/02032
------------------------	---------------

## H01L 21/02082

## {product to be cleaned}

## **Definition statement**

This place covers:

Special products to be cleaned, including particular materials as well as substrates comprising particular features, like vertical features, isolated sidewalls, etc.

## H01L 21/02087

## {Cleaning of wafer edges}

#### **Definition statement**

This place covers:

Removal of edge beads.

## References

## Limiting references

This place does not cover:

Removal of photoresist edge beads	G03F 7/16, G03F 7/20
-----------------------------------	----------------------

## H01L 21/0209

## {Cleaning of wafer backside}

#### **Definition statement**

This place covers:

Removal of impurities or unwanted materials on backside, including parasitic coatings.

#### References

## Limiting references

Removal of photoresist edge beads	G03F 7/16, G03F 7/20
-----------------------------------	----------------------

## (only mechanical cleaning)

#### **Definition statement**

This place covers:

The group covers inventions wherein the mechanical aspect is of particular importance. Does not exclude some enhancement by chemical means.

## H01L 21/02098

## {only involving lasers, e.g. laser ablation}

#### **Definition statement**

This place covers:

Covers processes wherein the laser action has a primary function, with or without chemical, mechanical or electrical assistance.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cleaning using a laser per se	B08B 7/0042
-------------------------------	-------------

## H01L 21/02101

## {only involving supercritical fluids}

#### **Definition statement**

This place covers:

Covers processes wherein the supercritical fluid has a primary function, with or without chemical, mechanical or electrical assistance.

## H01L 21/02104

## {Forming layers (deposition in general C23C; crystal growth in general C30B)}

#### **Definition statement**

This place covers:

Processes for the formation of inorganic and organic layers on a substrate, except photoresist layers (see H01L 21/027), for the fabrication of semiconductor devices as defined under H01L 21/00.

In situ pre- and post-treatments of these processes.

Processes for the formation of a multiplicity of these layers.

## Relationships with other classification places

Processes for coating materials in general: C23C

Processes for the electrolytic coating of materials in general: C25D

Relationships with other classification places

Processes for the single-crystal growth of materials in general: C30B

#### References

## Limiting references

This place does not cover:

Processes for forming photoresist layers, covered in	H01L 21/027
	H01L 21/283, H01L 21/285, H01L 21/288, H01L 21/3205

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Groups and their subdivisions for general aspects of formation of layers.	C23C, C25D, C30B
Photoresist per se	G03F 7/00

## Special rules of classification

Multistep processes for fabricating laminates of insulating and conductive layers, for example insulated gates or capacitors, are classified in the corresponding application, H01L 21/28 for the insulated gates, H01L 28/40 for the capacitors etc. and do not need to be systematically classified in H01L 21/02107. However a group symbol in H01L 21/02107 may be given in case the process for forming the insulating layer is considered of general interest.

#### **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

ALD	atomic layer deposition
ALE	atomic layer epitaxy
MBE	molecular beam epitaxy
PECVD	plasma enhanced chemical vapour deposition
PVD	physical vapour deposition
CVD	chemical vapour deposition

## H01L 21/02107

## {Forming insulating materials on a substrate}

#### **Definition statement**

This place covers:

Processes for the formation of inorganic and organic insulating layers on a substrate, except photoresist layers (see  $\frac{\text{H01L 21/027}}{\text{M01L 21/00}}$ ), for the fabrication of semiconductor devices as defined under  $\frac{\text{H01L 21/00}}{\text{M01L 21/00}}$ .

In situ pre- and post-treatments of these processes.

Processes for the formation of a multiplicity of these layers.

#### H01L 21/02107 (continued)

**Definition statement** 

Includes fabrication of insulating

- porous layers,
- organic layers, like polyimide, cyclobutenes etc.
- · Spin On Glass layers,
- · silicate layers,
- inorganic layers, like SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, high-k layers, perovskites etc.

## Relationships with other classification places

Processes for coating materials in general, including insulating materials: C23C

Processes for the electrolytic coating of materials in general: C25D

Organic or polymer layer composition: see C08G

#### References

## Limiting references

This place does not cover:

Processes for forming photoresist layers	H01L 21/027
--	-------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photoresist per se	G03F 7/00
--------------------	-----------

## Special rules of classification

The process must be adapted or specific to the fabrication of semiconductor devices as defined under <u>H01L 21/00</u>. The mere mentioning of an intended use in semiconductor fabrication does not require that the document being given a group symbol in <u>H01L 21/02107</u>.

If the deposition is specifically adapted to a specific application, with details as to this specific application, e.g. the fabrication of a MIS or MOS electrode or interconnections, the document should additionally be classified in this specific application, for example in <a href="H01L 21/28">H01L 21/28</a> for the MIS or MOS aspect.

#### H01L 21/02112

## {characterised by the material of the layer}

## References

#### Informative references

Layers comprising sub-layers, i.e. multi-layers, are additionally classified in	H01L 21/022
Porous layers are additionally classified in	H01L 21/02203

{the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon}

#### References

#### Limiting references

This place does not cover:

Carbon Nitride. H01L 21/02118

# H01L 21/02118

{carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC (polymers per se C08G, photoresist per se G03F)}

## **Definition statement**

This place covers:

Carbon Nitride.

Carbon based polymeric material

## H01L 21/02129

{the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Halogen doped silicon oxides, e.g. fluorine, containing BPSG, PSG, BSG H01L 21/02131

## Special rules of classification

Halogen containing materials, e.g. fluorine, containing BPSG, PSG, BSG, are additionally classified in H01L 21/02131

## H01L 21/02164

{the material being a silicon oxide, e.g. SiO<sub>2</sub>}

## **Definition statement**

This place covers:

The formation of silicon oxide layers is classified in this group regardless of the precursor or of the process of formation.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

In case of explicit statements on doping, on rest-groups, or on material components, see	H01L 21/02126
Deposition of silicon oxide from organic precursors without further statements on film composition is classified here and in	H01L 21/02205

## H01L 21/02167

{the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides (H01L 21/02126 and H01L 21/0214 take precedence)}

#### References

## Limiting references

This place does not cover:

The formation of material containing Si, O and C, with or without additional elements	H01L 21/02126
The formation of material containing Si, O and N, with or without additional elements	H01L 21/0214

## H01L 21/0217

{the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz (H01L 21/02126 and H01L 21/0214 take precedence)}

#### References

#### Limiting references

This place does not cover:

The formation of material containing Si, N and C, with or without additional elements	H01L 21/02126
The formation of material containing Si, O and N, with or without additional elements	H01L 21/0214

## H01L 21/02172

{the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides (materials containing silicon H01L 21/02123; metal silicates H01L 21/02142)}

#### References

## Limiting references

Materials containing silicon	H01L 21/02123
------------------------------	---------------

Limiting references

Metal silicates	H01L 21/02142

## H01L 21/02175

{characterised by the metal (H01L 21/02197 takes precedence)}

#### References

#### Limiting references

This place does not cover:

Materials having a perovskite structure, e.g. BaTiO <sub>3</sub> H01L 21/02197	
--	--

## H01L 21/02197

{the material having a perovskite structure, e.g. BaTiO<sub>3</sub>}

## Special rules of classification

Perovskites are not classified in <u>H01L 21/02175</u> and subgroups thereof.

## H01L 21/022

{the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides (adhesion layers or buffer layers H01L 21/02304, H01L 21/02362)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Adhesion or buffer layers	H01L 21/02304,
	H01L 21/02362

## H01L 21/02214

{the compound comprising silicon and oxygen}

#### References

## Limiting references

Mixtures of silane and oxygen	H01L 21/02211
, 5	

{the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane}

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Alkoxysilane	siloxane
1	

## H01L 21/02219

{the compound comprising silicon and nitrogen}

#### References

## Limiting references

This place does not cover:

Mixtures of silane and oxygen	H01L 21/02211
-------------------------------	---------------

## H01L 21/02227

{formation by a process other than a deposition process}

# Special rules of classification

Subject matter classified in the range  $\underline{\text{H01L 21/0223}}$  -  $\underline{\text{H01L 21/02249}}$  is additionally classified in  $\underline{\text{H01L 21/02252}}$ ,  $\underline{\text{H01L 21/02255}}$ , and  $\underline{\text{H01L 21/02258}}$  depending on the type of reaction.

#### H01L 21/02252

{formation by plasma treatment, e.g. plasma oxidation of the substrate (after treatment of an insulating film by plasma H01L 21/3105 and subgroups)}

#### References

#### Limiting references

This place does not cover:

After treatment of an insulating film by plasma	H01L 21/3105

#### Informative references

Formation of an insulating film by introduction of substances into an	H01L 21/02318
already existing insulating film is covered by	

{formation by thermal treatment (<u>H01L 21/02252</u> takes precedence; after treatment of an insulating film <u>H01L 21/3105</u> and subgroups)}

#### References

## Limiting references

This place does not cover:

Formation of insulating layers by plasma treatment, e.g. plasma oxidation of the substrate	H01L 21/02252
After treatment of an insulating film by plasma	H01L 21/3105

## H01L 21/02263

## {deposition from the gas or vapour phase}

## **Definition statement**

This place covers:

Deposition methods in which the gas or vapour is produced by physical means, e.g. ablation from targets or heating of source materials.

## H01L 21/02266

{deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition}

#### **Definition statement**

This place covers:

Deposition methods in which the gas or vapour is produced by physical means, i.e. by ablation from targets.

## H01L 21/02269

{deposition by thermal evaporation (H01L 21/02293 takes precedence)}

#### **Definition statement**

This place covers:

- Deposition methods in which the gas or vapour is produced by heating of source materials.
- · Molecular beam epitaxy

#### References

#### Informative references

Formation of epitaxial insulating films by a deposition method also under	H01L 21/02293
---	---------------

{deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition (H01L 21/02266 takes precedence)}

#### References

#### Limiting references

This place does not cover:

Deposition by physical ablation of a target, like sputtering, reactive	H01L 21/02266
sputtering, physical vapour deposition, pulsed laser deposition	

## H01L 21/0228

{deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Deposition by decomposition or reaction of gaseous or vapour phase	H01L 21/02274
compounds in the presence of a plasma (PECVD)	

## Special rules of classification

Subject matter relating to cyclic plasma CVD is additionally classified in H01L 21/02274

#### H01L 21/02288

{printing, e.g. ink-jet printing (per se B41J)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Printing in general	IB41J
· · · · · · · · · · · · · · · · · · ·	

## H01L 21/02293

{formation of epitaxial layers by a deposition process (epitaxial growth per se C30B)}

#### References

## Limiting references

Formation of non-epitaxial layers by MBE	H01L 21/02269
Atomic layer epitaxy [ALE]	H01L 21/0228

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Epitaxial growth in general	<u>C30B</u>
-----------------------------	-------------

## H01L 21/02296

{characterised by the treatment performed before or after the formation of the layer (H01L 21/02227 and subgroups take precedence)}

#### **Definition statement**

This place covers:

Treatments, carried out just before or just after the formation of an insulating layer, which do not participate in the formation of the layer itself, but which are directly linked to the layer formation.

#### References

## Limiting references

This place does not cover:

Processes participating to the formation of a layer, for example oxidation or nitridation of silicon to form an oxide or nitride layer	H01L 21/02227
	H01L 21/311, H01L 21/02041, H01L 21/31051

## Special rules of classification

Pre- or post treatments of general nature (pre-, post-cleaning, pre-, post conditioning etc.) without details or routine annealing steps, i.e. thermal treatment without further features as to a special atmosphere, presence of a plasma, thermally induced chemical reactions, change of phase or crystal structure, need not to be given this group symbol.

## H01L 21/02299

## {pre-treatment}

#### **Definition statement**

This place covers:

• Treatments to improve adhesion or change the surface termination

## References

## Limiting references

Treatments by etching	H01L 21/306,
	H01L 21/311

## {in-situ cleaning}

#### References

#### Limiting references

This place does not cover:

Ex situ cleaning, covered by	H01L 21/02041
------------------------------	---------------

## H01L 21/02318

## {post-treatment}

#### **Definition statement**

This place covers:

The definition should read "post-treatment" instead of after-treatment.

Only covers processes that are part of the layer formation.

#### References

#### Limiting references

This place does not cover:

After- treatments performed after completion of the insulating layer	H01L 21/3105
, , , , , , , , , , , , , , , , , , , ,	

## Special rules of classification

Functionalization just after formation should be classified here.

In case the process would also be of interest as an after treatment (<u>H01L 21/3105</u>), both group symbols should be given.

## H01L 21/02321

# {introduction of substances into an already existing insulating layer (H01L 21/02227 and subgroups take precedence)}

#### **Definition statement**

This place covers:

Processes for introducing substances into the formed insulating layer e.g. introduction of phosphorus into silicon oxide, or introduction of nitrogen into silicon nitride to change stoichiometry.

## References

#### Informative references

For the method of introduction of the dopant	H01L 21/02337,
	H01L 21/02343,
	H01L 21/02345

## Special rules of classification

Introduction of substances into the formed insulating layer is classified both here and in H01L 21/3115

## H01L 21/02326

{into a nitride layer, e.g. changing SiN to SiON}

#### **Definition statement**

This place covers:

Oxidation of silicon nitride to form silicon oxynitride.

#### H01L 21/02332

{into an oxide layer, e.g. changing SiO to SiON}

#### **Definition statement**

This place covers:

Nitridation of silicon oxide to form silicon oxynitride.

## H01L 21/02334

{in-situ cleaning after layer formation, e.g. removing process residues}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Subject matter relating to cleaning processes for semiconductor device fabrication	H01L 21/02041
Cleaning in general	<u>B08B</u>
Cleaning compositions in general	C30D

## H01L 21/02365

# {Forming inorganic semiconducting materials on a substrate (for light-sensitive devices H01L 31/00)}

#### **Definition statement**

This place covers:

Processes for the formation of inorganic semiconductors on a substrate.

Processes for forming doped inorganic semiconductors.

In situ pre-and post-treatments of inorganic semiconductor materials.

Processes for the formation of multiple layers of inorganic semiconductors, comprising heterostructures.

The formed semiconductor layer may be crystalline (mono-, poly-, microcrystalline) or amorphous.

# Relationships with other classification places

Attention is drawn to the groups <u>C23C</u>, <u>C25D</u>, <u>C30B</u> and their subdivisions for general aspects of these techniques.

#### References

## Limiting references

This place does not cover:

Nanosized carbon materials, e.g. fullerenes, carbon nanotubes	C01B 32/15
Processes for forming layers only characterized by the purely chemical aspects of the used precursors	C23C, C30B

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Formation of inorganic semiconductors for light	H01L 31/00
Processes specially adapted for the manufacture or treatment of organic semiconductor or solid state devices or of parts thereof	H10K 71/00
Fullerenes used in semiconductor or solid state devices	H10K 85/211

## H01L 21/02606

# {Nanotubes (carbon nanotubes H10K 85/211)}

## References

## Limiting references

This place does not cover:

	1140460=4004
Carbon nanotubes used in semiconductor or solid state devices	H10K 85/221

# H01L 21/02658

# {Pretreatments (cleaning in general H01L 21/02041)}

#### References

## Limiting references

Ex situ cleaning	H01L 21/02041
------------------	---------------

## {Aftertreatments (planarisation in general H01L 21/304)}

#### References

#### Limiting references

This place does not cover:

After-treatments for improving the planarity of the layers, e.g. thermal	H01L 21/324
smoothening of layers	

#### H01L 21/02697

## **{Forming conducting materials on a substrate}**

## Special rules of classification

This group is not used for classification; subject matter relating to the formation of conductive material on a semiconductor substrate is classified in  $\underline{\text{H01L 21/283}}$  -  $\underline{\text{H01L 21/288}}$ ,  $\underline{\text{H01L 21/3205}}$  and  $\underline{\text{H01L 21/768}}$ .

#### H01L 21/027

Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L 21/18 or H01L 21/34 {(photographic masks or originals per se G03F 1/00; registration or positioning of photographic masks or originals G03F 9/00; photographic cameras G03B; control of position G05D 3/00)}

#### **Definition statement**

This place covers:

Formation of masks to be used for etching or patterning, formed out of a layer formed or deposited on the wafer. Includes inorganic masks (metallic or insulating materials) as well as organic masks.

## Relationships with other classification places

Composition of photosensitive polymers, see G03F 7/00.

Photographic masks of the stencil tape or originals per se: G03F 1/00

Registration or positioning of photographic masks or originals: G03F 9/00

Photographic cameras G03B

Control of position G05D 3/00

## References

#### Limiting references

masks for selective growth	H01L 21/02639
masks for implantation	H01L 21/266
masks for forming insulating layers	H01L 21/322

Limiting references

Formation and use of stencil masks	G03F 1/00
Masks per se, e.g. free standing mask, stencil mask	G03F 1/86, G03F 7/12
Formation of photoresist masks per se	G03F 7/00
Formation of masks for non patterning purposes:	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photographic cameras	<u>G03B</u>
Photographic masks or originals per se	G03F 1/00
Registration or positioning of photographic masks or originals	G03F 9/00
Control of position	G05D 3/00

## Special rules of classification

In main group <u>H01L 21/00</u> and subgroup thereof, a mask is defined as a layer, which is coated directly onto the surface of the wafer.

A free standing mask (stencil mask) laid on the wafer is not considered as a mask in the sense of H01L 21/00.

Masks are classified in <u>H01L 21/00</u> only under the condition that its treatment or structure has been specially adapted to the fabrication of a device covered by <u>H01L 21/00</u>. Examples are:

- masks used for more than one technological step during device fabrication,
- masks whose structure, formation or treatment are adapted to the nature of the layers or materials used in the fabrication of semiconductor device, or to the device itself

#### H01L 21/0271

## {comprising organic layers}

#### **Definition statement**

This place covers:

Covers polymeric masks, including photo-sensitive masks (photoresist) as well as non photo-sensitive masks, e.g., wax, polyimide etc.

## H01L 21/0273

## {characterised by the treatment of photoresist layers}

#### **Definition statement**

This place covers:

Treatment of photoresist layers peculiar to fabrication of electronic devices.

<u>H01L 21/0273</u> covers the treatment of photoresist which is not peculiar to the type of resist (UV, ebeam, ion beam resist), for example:

- · method of reflowing the resist,
- · method of hardening the resist

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photoresists and processing of photoresists in general

G03F 7/00

## Special rules of classification

- If the treatment is peculiar to the resist type (light, e-beam or ion-beam resist), then it is classified in the corresponding subgroup. If not, remains in H01L 21/0273.
- Chemical amplification is considered to be peculiar to the resist type.
- fabricating masks by irradiating a resist with different types of radiation, e.g. photons and electrons, the document is classified in <u>H01L 21/0273</u>.

#### H01L 21/0276

# {using an anti-reflective coating (anti-reflective coating for lithography in general G03F 7/09)}

#### **Definition statement**

This place covers:

Anti-reflective coatings specially adapted for devices as defined under H01L 21/00.

Covers organic as well as inorganic anti-reflective coatings

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Antireflective coatings for lithography in general

G03F 7/091

#### H01L 21/0277

# {Electrolithographic processes}

#### **Definition statement**

This place covers:

Multilayer structures and special structures adapted to evacuate charges, e.g. multilayer resists with a conductive layer.

## Special rules of classification

Multilayer resists for electrolithography should additionally be classified in G03F 7/00.

#### H01L 21/0278

## {Röntgenlithographic or X-ray lithographic processes}

#### **Definition statement**

This place covers:

Includes multilayer structures.

## Special rules of classification

Multilayer resists for Röntgenlithography should additionally be classified in G03F 7/00

## H01L 21/033

## comprising inorganic layers

#### **Definition statement**

This place covers:

Processes for forming masks comprising inorganic layers.

## Special rules of classification

This group <u>H01L 21/033</u> acts as a head group for inorganic masks for patterning layers. Multiple classification with <u>H01L 21/31144</u> (masks for etching insulating layers), <u>H01L 21/32139</u> (masks for etching conductive layers and polysilicon layers) and <u>H01L 21/308</u> (masks for etching semiconductors) is possible.

## H01L 21/0331


## {for lift-off processes}

## **Definition statement**

This place covers:

Processes for forming masks to be used for lifting off another layer (for example having a multilayer structure or special profile) irrespective of their fabrication process

## Example:



EP2132770

#### References

#### Limiting references

Lifting off for obtaining the mask	H01L 21/0337
------------------------------------	--------------

{characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane}

#### References

## Limiting references

This place does not cover:

Masks having an orientation or shape adapted to the requirements of an	H01L 21/0334
orientation dependent etching	

## H01L 21/0335

{characterised by their behaviour during the process, e.g. soluble masks, redeposited masks}

#### **Definition statement**

This place covers:

Mask having a shape being directly affected by and during the patterning process, e.g. erosion or redeposition, such that the shape of the mask changes during the patterning process.

#### H01L 21/0337

{characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment}

## **Definition statement**

This place covers:

Processes for forming masks involving special processes, like lift-off, or sidewall formation, e.g. deposition on a step followed by anisotropic etching, or to modify the mask, e.g. oxidation of an Aluminium layer, hardening, before etching step.

## H01L 21/0338

{Process specially adapted to improve the resolution of the mask}

## **Definition statement**

This place covers:

Process specially adapted to provide a mask below the lithographic resolution limit.

# Special rules of classification

Sidewall masks may also be classified in <u>H01L 21/0337</u>. As a sidewall spacer has inherently a sub lithographic size, it does not require an automatic group symbol here.

# the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer

#### **Definition statement**

This place covers:

The group range from <u>H01L 21/04</u> - <u>H01L 21/326</u> covers processes for fabrication of semiconductor devices on substrates belonging to the semiconductors of

- group IV: Si, Ge,
- group IV: carbon, diamond,
- group III-V: GaAs, GaN, InP etc.
- group IV-IV: Silicon Carbide,
- inorganic semiconductors other than the above mentioned materials, e.g. II-VI semiconductors,
- bonding or joining semiconductor bodies
- diffusion, and alloying of impurities in these semiconductor materials
- bombardment of these semiconductor materials with radiation.
- Manufacture of electrodes on these semiconductor materials,
- · special treatments of these semiconductor materials, like

thermal treatments, e.g. gettering

electroforming

mechanical treatments of these semiconductor materials

hydrogenation of these materials

treatments of insulating layers formed on these materials, including planarisation, etching,

deposition conductive or resistive layers on these semiconductor materials

treatment of these conductive layers, like planarisation, oxidation, etching, doping,

treatment of the insulating or conductive layers formed thereon,

planarisation of these semiconductor materials, or of the insulating and conductive layers formed thereon

## References

#### Informative references

Formation of insulating layers on semiconductor wafers and the direct post-treatment of this formation	H01L 21/02107
Formation of SOI	H01L 21/7624
Multistep manufacturing processes for semiconductor bodies of said devices	H01L 29/02
Multistep manufacturing processes for electrodes of said devices	H01L 29/401
Multistep manufacturing processes for said devices	H01L 29/66007

## Special rules of classification

The presence of a potential jump barrier need not to be specified. Inventions intended to be used in the fabrication of devices having a potential barrier may be classified under <u>H01L 21/04</u>.

#### H01L 21/0405

{the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon (multistep processes for the manufacture of said devices H01L 29/66015)}

## **Definition statement**

This place covers:

Passivation of semiconducting carbon, e.g. diamond

#### References

## Limiting references

This place does not cover:

Fullerenes, e.g. C60, C70	H10K 85/211
Carbon nanotubes	H10K 85/221

## Special rules of classification

Processes for fabricating devices having bodies of diamond not covered by <u>H01L 21/041</u> - <u>H01L 21/0425</u> are classified in <u>H01L 21/18</u> - <u>H01L 21/326</u> and are also mandatoril y classified in <u>H01L 29/1602</u> as invention information or additional information whenever appropriate.

## H01L 21/0445

{the devices having semiconductor bodies comprising crystalline silicon carbide (multistep processes for the manufacture of said devices H01L 29/66053)}

#### References

#### Limiting references

This place does not cover:

Preparation of SiC wafers	H01L 21/02002
	H01L 21/304 - H01L 21/3065

## Special rules of classification

Processes for fabricating devices having bodies comprising crystalline silicon carbide not covered by <u>H01L 21/045</u> - <u>H01L 21/048</u> are classified in <u>H01L 21/18</u> - <u>H01L 21/326</u> and are also mandatorily classified in <u>H01L 29/1608</u> as invention information or additional information whenever appropriate.

# {using ion implantation}

#### **Definition statement**

This place covers:

Processes where ion implantation of boron and subsequent annealing does produce a p-doped region in a silicon carbide.

# Special rules of classification

Processes where ion implantation of boron and subsequent annealing does not produce a p-doped region are classified elsewhere, e.g. <u>H01L 21/0445</u>

# H01L 21/164

{Oxidation and subsequent heat treatment of the foundation plate (H01L 21/165 takes precedence)}

#### References

## Limiting references

This place does not cover:

Reduction of the copper oxide or treatment of the oxide layer  H01L 21/165
--

# H01L 21/18

the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or  $A_{III}B_V$  compounds with or without impurities, e.g. doping materials {(H01L 21/041 - H01L 21/0425, H01L 21/045 - H01L 21/048 take precedence)}

# **Definition statement**

This place covers:

Processes and apparatus which, by using the appropriate technology, are clearly suitable for manufacture or treatment of devices whose bodies comprise elements of the fourth group of the Periodic Table or AIII-BV compounds, even if the material used is not explicitly specified.

#### References

#### Limiting references

Making n- or p-doped regions for devices having semiconductor bodies of diamond; Changing their shape; Making electrodes	<u>H01L 21/041</u> - <u>H01L 21/0425</u>
	H01L 21/045 - H01L 21/048

# {Joining of semiconductor bodies for junction formation}

#### **Definition statement**

This place covers:

Joining through a metal layer or eutectic layer.

## References

## Limiting references

This place does not cover:

Joining/bonding of semiconductor bodies through an oxide layer H01L 21/762	Joining/bonding of semiconductor bodies through an oxide layer	H01L 21/762
--	--	-------------

# H01L 21/187

# {by direct bonding}

# **Definition statement**

This place covers:

Direct bonding of semiconductor bodies without intermediate layer

## H01L 21/22

Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; {Interactions between two or more impurities; Redistribution of impurities}

#### **Definition statement**

This place covers:

Plasma doping.

# Special rules of classification

Plasma doping is considered as doping from a gas phase, as is the case in Plasma Immersion Ion Implantation. Nevertheless, plasma doping can have ion implantation aspects like the type of ions. These aspects should be classified in ion implantation, <u>H01L 21/265</u>. But a group symbol e.g. <u>H01L 21/2236</u> or an index code e.g. <u>H01L 21/2236</u> should always be allocated to track the fact it uses a plasma.

# H01L 21/223

using diffusion into or out of a solid from or into a gaseous phase {(H01L 21/221 - H01L 21/222 take precedence; diffusion through an applied layer H01L 21/225)}

#### References

### Limiting references

Diffusion	of killers	H01L 21/221

Limiting references

Lithium-drift	H01L 21/222

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Diffusion through an applied layer	H01L 21/225
------------------------------------	-------------

# H01L 21/225

using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer {(H01L 21/221 - H01L 21/222 take precedence)}

#### References

## Limiting references

This place does not cover:

Diffusion of killers	H01L 21/221
Lithium-drift	H01L 21/222

# H01L 21/2254

{from or through or into an applied layer, e.g. photoresist, nitrides}

# Special rules of classification

In the range  $\underline{\text{H01L 21/2254}}$  -  $\underline{\text{H01L 21/2257}}$  the main compositional part of the applied layer just before the diffusion step has to be considered for classification

# H01L 21/228

using diffusion into or out of a solid from or into a liquid phase, e.g. alloy diffusion processes {(H01L 21/221 - H01L 21/222 take precedence)}

#### References

# Limiting references

Diffusion of killers	H01L 21/221
Lithium-drift	H01L 21/222

Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body {(H01L 21/182) takes precedence)}

# References

# Limiting references

This place does not cover:

Intermixing, interdiffusion or disordering of AIII-BV heterostructures	H01L 21/182
--	-------------

# H01L 21/26

Bombardment with radiation {(H01L 21/3105 takes precedence)}

# References

## Limiting references

This place does not cover:

Bombardment with radiation as post-treatment of an insulating layer	H01L 21/3105
9 .,.	

# H01L 21/263

with high-energy radiation (H01L 21/261 takes precedence)

### References

#### Limiting references

This place does not cover:

High energy radiation creating a nuclear transmutation	H01L 21/261

# Special rules of classification

There is no exact border defining high energy. It is meant to cover alpha, beta, gamma, Röntgen... rays. The sub group <u>H01L 21/2633</u> is incorrectly placed as a subgroup.

# H01L 21/265

# producing ion implantation

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Thermal treatment for modifying the properties of semiconductor bodies per se	H01L 21/324
Ion beam tubes for localised treatment	H01J 37/30

# using masks {(H01L 21/26586 takes precedence)}

#### References

## Limiting references

This place does not cover:

Crystal planes or main crystal surface and ion beam present an angle	H01L 21/26586
, , , , , , , , , , , , , , , , , , ,	

# H01L 21/28

Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L 21/20 - H01L 21/268 {(etching for patterning the electrodes H01L 21/311, H01L 21/3213; multistep manufacturing processes for data storage electrodes H01L 29/4011)}

#### **Definition statement**

This place covers:

Includes processes for forming

- · conductor-semiconductor,
- · conductor-insulator-semiconductor, or
- conductor-insulator-conductor-insulator-semiconductor structures.

Multistep processes for manufacturing electrodes on semiconductor bodies characterized by

- a sequence of single steps, possibly including steps like deposition conductive material, alloying, silicidation,
- the structure or the shape of the electrode,

#### References

# Limiting references

This place does not cover:

	H01L 21/311, H01L 21/3213
Multistep manufacturing processes for data storage electrodes	H01L 29/4011

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

	<u>H01L 21/22, H01L 21/24,</u> <u>H01L 21/265</u>
Multistep processes for forming capacitor electrodes	H01L 28/60

# Special rules of classification

Formation of electrodes only involving an etching of conductive materials, including silicide on polysilicon:  $\frac{\text{Ho1L 21/3213}}{\text{Ho1L 21/3213}}$  and subgroups

Information peculiar to single-step processes should also be classified in the corresponding group, e.g.

Special rules of classification

- H01L 21/311 or H01L 21/3213 for etching,
- H01L 21/027, H01L 21/033, H01L 21/31144 or H01L 21/32139 for masking,
- H01L 21/3105 or H01L 21/321 for planarising

# H01L 21/28008

# {Making conductor-insulator-semiconductor electrodes}

## **Definition statement**

This place covers:

Processes for the fabrication of conductor-insulator-semiconductor structure, e.g. wherein the conductor is part of the interconnect (gate level interconnect).

#### References

## Limiting references

This place does not cover:

Monosteps for forming insulators or conductors for which the application	H01L 21/02104,
to gate electrodes is mentioned without further details.	H01L 21/283

# H01L 21/28017

# {the insulator being formed after the semiconductor body, the semiconductor being silicon}

#### **Definition statement**

This place covers:

Deposition of the insulators, using epitaxiy

Deposition of the conductor and the insulator within the same process chamber.

# H01L 21/28026

# {characterised by the conductor (H01L 21/28176 takes precedence)}

# References

#### Limiting references

This place does not cover:

Annealing, after the formation of the definitive gate conductor	H01L 21/28176

# Special rules of classification

When the final conductor comprises a superconductor, subject matter is not classified according to H01L 21/28035 - H01L 21/28097, but instead it is classified in H01L 21/28026.

{the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities (H01L 21/28105 takes precedence)}

#### References

# Limiting references

This place does not cover:

the final conductor next to the insulator having a lateral composition or	H01L 21/28105
doping variation, or being formed laterally by more than one deposition	
step	

# Special rules of classification

A very thin, e.g. silicon, adhesion or seed layer is not considered as the one next to the insulator

## H01L 21/28052

{the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer (formed by metal ion implantation H01L 21/28044)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Silicide formed by metal ion implantation	H01L 21/28044
---	---------------

#### Special rules of classification

To assess the coverage of groups <u>H01L 21/28052</u> and <u>H01L 21/28061</u>, barrier layers, e.g. TaSiN, are not considered]

# H01L 21/28061

{the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction (H01L 21/28052 takes precedence)}

## References

#### Limiting references

This place does not cover:

Conductors comprising a silicide layer formed by the silicidation reaction	H01L 21/28052
of silicon with a metal layer	

# Special rules of classification

To assess the coverage of groups <u>H01L 21/28052</u> and <u>H01L 21/28061</u>, barrier layers, e.g. TaSiN, are not considered]

# {characterised by the sectional shape, e.g. T, inverted-T}

# Special rules of classification

Documents are also classified in groups  $\underline{H01L\ 21/28035}$  -  $\underline{H01L\ 21/28105}$  when the composition is also relevant

# H01L 21/28123

{Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects}

#### References

## Limiting references

This place does not cover:

Fabrication of lithographic masks for electrodes	H01L 21/027,
	H01L 21/033

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Lift-off aspects involving multilayer masks	H01L 21/0272 or
	H01L 21/0331

# H01L 21/28158

# {Making the insulator}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Forming insulating materials on a substrate  H01L 21/02107
--

# Special rules of classification

In case the formation of the insulator would be of general interest, a group symbol should be given in H01L 21/02107.

# H01L 21/28185

{with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor}

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

RTN Ra	apid Thermal Nitridation
--------	--------------------------

RPN	Rapid Plasma Nitridation
-----	--------------------------

{in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer (H01L 21/28194 and H01L 21/28202 take precedence)}

#### References

# Limiting references

This place does not cover:

Evaporation, ALD, CVD, sputtering, laser deposition	H01L 21/28194
Nitride deposition, growth, oxynitridation, $NH_3$ nitridation, $N_2O$ oxidation, thermal nitridation, RTN, plasma nitridation, RPN	H01L 21/28202

# Special rules of classification

Thin oxidation layers used as a barrier layer or as a buffer layer, e.g. before the fomation of a high-k insulator, are classified here only if important per se.

## H01L 21/28229

{by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer}

# Special rules of classification

In case the transformation would be of general interest it should be classified in

- H01L 21/32105 or H01L 21/3211,
- H01L 21/02107.

# H01L 21/283

# Deposition of conductive or insulating materials for electrodes {conducting electric current}

# **Definition statement**

This place covers:

<u>H01L 21/283</u> - <u>H01L 21/2885</u> cover the deposition of conductive layers directly in contact with the semiconductor for forming electrodes.

#### References

# Limiting references

This place does not cover:

Formation of electrodes of capacitors, resistors, inductors	H01L 28/00
·	

# Special rules of classification

Application to contacts must be mentioned with details. Moreover, details of deposition processes of conductive layers covered by H01L 21/3205 are additionally classified in this

Special rules of classification

group and subgroups thereof. If a document discloses information relevant for any of the groups H01L 21/768 - H01L 21/76898, one or more of these groups should also be assigned.

# H01L 21/285

# from a gas or vapour, e.g. condensation

#### **Definition statement**

This place covers:

Methods for depositing conductive layers using gases or vapours of metals or metal-containing precursors.

### References

# Limiting references

This place does not cover:

Deposition of polysilicon in contact with a semiconductor	H01L 21/02365
Formation of electrodes of capacitors, resistors, inductors	H01L 21/28

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Chemical coating by decomposition of gaseous compounds, without	C23C 16/00
leaving reaction products of surface material in the coating, i.e. chemical	
vapour deposition (CVD) processes	

# Special rules of classification

The deposition process (PVD, CVD, ALD etc.) must be specially adapted for forming contacts or interconnects within semiconductor devices and must be disclosed in detail, i.e. include details on deposition parameters, precursor materials, particular apparatus details etc.

If a document discloses information relevant for any of the groups <u>H01L 21/768</u> - <u>H01L 21/76898</u>, one or more of these groups should also be assigned.

#### H01L 21/28525

{the conductive layers comprising semiconducting material (H01L 21/28518, H01L 21/28537 take precedence)}

## References

# Limiting references

This place does not cover:

Conductive layers comprising silicides	H01L 21/28518
Deposition of Schottky electrodes	H01L 21/28537

# Special rules of classification

Deposition of polysilicon on silicon classified there only if application to contacts is mentioned. Otherwise H01L 21/02365

# {Making of side-wall contacts}

# Special rules of classification

Deposition of polysilicon on silicon classified there only if application to contacts is mentioned. Otherwise  $H01L\ 21/02365$ 

#### H01L 21/288

# from a liquid, e.g. electrolytic deposition

#### **Definition statement**

This place covers:

The deposition of conductive layers directly in contact with semiconductors for forming electrodes using liquid deposition techniques, e.g. electroless plating.

#### References

## Limiting references

This place does not cover:

Formation of electrodes of capacitors, resistors, inductors	H01L 21/28
---	------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Chemical coating by decomposition of either liquid compounds or	C23C 18/00
solutions of the coating forming compounds, without leaving reaction	
products of surface material in the coating	

# Special rules of classification

The deposition process must be specially adapted for forming contacts or interconnects within semiconductor devices and must be disclosed in detail, i.e. include details on deposition parameters, precursor materials, particular apparatus details etc.

If a document discloses information relevant for any of the groups <u>H01L 21/768</u> - <u>H01L 21/76898</u>, one or more of these groups should also be assigned.

# H01L 21/30

Treatment of semiconductor bodies using processes or apparatus not provided for in groups <u>H01L 21/20</u> - <u>H01L 21/26</u> (manufacture of electrodes thereon <u>H01L 21/28</u>)

#### **Definition statement**

This place covers:

- · mechanical treatments, like grinding, sand blasting etc.
- hydrogenation of these semiconductors
- · chemical treatments, like etching,

**Definition statement** 

 formation of insulating layers and after treatment of these layers, like planarisation, etching, formation of conductive layers on these insulating layers and after treatment of these conductive layers and their doping.

## References

# Limiting references

This place does not cover:

the treatment of II-VI compounds	H01L 21/02365
the treatment of insulating layers	H01L 21/31
the treatment of metallic	H01L 21/3205

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture of electrodes thereon	H01L 21/28

# H01L 21/304

# Mechanical treatment, e.g. grinding, polishing, cutting {(H01L 21/30625 takes precedence)}

#### **Definition statement**

This place covers:

Mechanical treatment of semiconductor wafers or semiconductor layers, except the mechanical treatment of insulating or conductive layers on semiconductor wafers.

# Relationships with other classification places

Mechanical treatment in general:

- grinding, polishing B24B,
- abrasive blasting B24C

#### References

#### Limiting references

This place does not cover:

Polishing of semiconductor wafers	H01L 21/0201
Polishing of epitaxial layers on semiconductor wafers	H01L 21/30625
Mechanical treatment of insulating	H01L 21/3205
Conductive layers on wafers	H01L 21/321
Single step mechanical operations, like sawing, polishing, breaking etc. classified in the corresponding group in section $\underline{B}$	B24B, B24C

# Special rules of classification

The mere use of a machine is classified with the machine only.

#### H01L 21/304 (continued)

Special rules of classification

Process for the mechanical treatment, enhanced by chemical treatment, is classified in chemical treatment, but may be given a group symbol in mechanical treatment if the mechanical treatment itself is of importance for the invention.

Purely mechanical polishing is considered as chemical-mechanical polishing, and is classified accordingly.

# H01L 21/3043

# {Making grooves, e.g. cutting}

#### **Definition statement**

This place covers:

Making grooves, which may result in cutting

#### References

# Limiting references

This place does not cover:

Singulation of wafers into dies <u>H01L 21/78</u>
---

# H01L 21/306

# Chemical or electrical treatment, e.g. electrolytic etching (to form insulating layers H01L 21/31)

## **Definition statement**

This place covers:

- Chemical or electrical treatment of group IV or III-V semiconductors.
- Formation of porous semiconductors,
- Functionalisation of semiconductor surfaces

#### References

# Limiting references

This place does not cover:

Chemical or electrical treatment to form insulating layers	H01L 21/31
,	

# H01L 21/30608

# {Anisotropic liquid etching (H01L 21/3063 takes precedence)}

#### **Definition statement**

This place covers:

Anisotropic liquid etching, i.e. "crystal orientation dependant" etching, using basic (pH>7) compositions. The etch composition is often composed of KOH, amines, azines, quaternary ammonium compounds

## Limiting references

This place does not cover:

Electrolytic etching	H01L 21/3063
Anisotropic etching for tartarising surfaces	H01L 31/18

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Etching for fabrication of MEMs.	B81C 1/00539
----------------------------------	--------------

# H01L 21/30621

# {Vapour phase etching}

# **Definition statement**

This place covers:

Reactive Ion Etching [RIE] of III-V

# H01L 21/30625

# {With simultaneous mechanical treatment, e.g. mechanico-chemical polishing}

# **Definition statement**

This place covers:

Processes for polishing semiconductors not being part of the sequence for preparing wafers from an ingot (H01L 21/02013 or H01L 21/02024).

Covers polishing or CMP of semiconductor layers deposited on a substrate, like epitaxial layers.

# References

#### Limiting references

This place does not cover:

	H01L 21/02013, H01L 21/02024
Polishing or CMP of insulating layers	H01L 21/31053
Polishing or CMP of conductive layers	H01L 21/3212

# Special rules of classification

Chemical-mechanical polishing also includes purely mechanical polishing.

# **Electrolytic etching**

#### References

# Limiting references

This place does not cover:

formation of porous materials by electrolysis	H01L 21/306
---	-------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

ectrolytic etching in general	C25F 3/12
-------------------------------	-----------

# H01L 21/3065

# Plasma etching; Reactive-ion etching

#### **Definition statement**

This place covers:

- sputter etching,
- particle (electron, ion, photon) beam enhanced etching
- · light assisted etching.
- · plasma etching
- · dry etching, i.e. using an etching gas without plasma

# References

#### Limiting references

This place does not cover:

Reactive ion etching of III-V materials	H01L 21/30621
---	---------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Laser etching without reactive atmosphere per se	B23K 26/00
--	------------

# H01L 21/308

# using masks (<u>H01L 21/3063</u>, <u>H01L 21/3065</u> take precedence)

### **Definition statement**

This place covers:

- Masks used for patterning semiconductors of group IV or III-V, including masks used for plasma etching/patterning, excepted masks for electrolytic etching.
- The fabrication of masks to be used for etching or patterning semiconductors (non-monocrystalline semiconductors being excluded).

## Limiting references

This place does not cover:

Formation of masks for non patterning purposes, which are classified with the step in question: - masks for implantation - masks for forming insulating layers, - masks for selective growth, - masks for patterning semiconductors belonging to groups other than group IV and group III-V.	H01L 21/266, H01L 21/32, H01L 21/02639
Electrolytic etching	H01L 21/3063
Formation and use of stencil masks	G03F 1/00
Free standing masks, e.g. stencil masks	G03F 1/86 or G03F 7/12
Formation of photoresist masks per se, except if the formation of the photoresist mask is specific to the device to be fabricated or semiconductor substrate	G03F 7/00

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

General masks for patterning in the fabrication of semiconductor device	H01L 21/033
Masks for patterning insulating layers	H01L 21/31144
Masks for patterning conductors, including polycrystalline or amorphous silicon	H01L 21/32139

# Special rules of classification

A mask in H01L 21/00 is formed of a layer coated directly onto the surface of the wafer.

A free standing mask (stencil mask) laid on the wafer is not considered as a mask in the sense of H01L 21/00.

Masks are classified in  $\frac{\text{Ho1L 21/308}}{\text{Most}}$  only under the condition that its treatment or structure has been specially adapted to the fabrication of a device covered by  $\frac{\text{Ho1L 21/00}}{\text{Most}}$ . Examples are:

- masks used for more than one technological step during device fabrication,
- masks whose structure, formation or treatment are adapted to the nature of the layers or materials used in the fabrication of semiconductor device, or to the device itself

The takes precedence rule (stemming from IPC) pointing to <u>H01L 21/3065</u> is not valid for CPC: masks for etching by plasma or reactive ion etching are given a group symbol here.

Masks for electrolytic etching are classified with the electrochemical etching in H01L 21/3063.

Using stencil masks for ion implantation is classified in H01L 21/266.

# H01L 21/3085

# {characterised by their behaviour during the process, e.g. soluble masks, redeposited masks}

## **Definition statement**

This place covers:

Masks having a specific behaviour during etching process. e.g. erodible mask, shrinking mask etc.

# Limiting references

This place does not cover:

Processes wherein the etching is interrupted to modify the mask	H01L 21/30604,
(sequential etching), e.g. etching, followed by modifying the mask,	H01L 21/30625,
followed by re-etching, with possible cycling of the above steps	H01L 21/3063,
	H01L 21/3065

# H01L 21/3086

{characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment}

#### **Definition statement**

This place covers:

Covers pre-treatment for the formation of a mask, post treatment of the mask before etching, treatments to modify the mask before use, e.g. hardening, formation of sidewalls, multiple sidewalls etc.

#### References

## Limiting references

This place does not cover:

Modification of the mask during etching	H01L 21/3085
Removal of the mask after use	H01L 21/31144

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Photoresist for lift	H01L 21/0272
Inorganic masks for lift-off	H01L 21/0331

# H01L 21/3088

{Process specially adapted to improve the resolution of the mask}

# **Definition statement**

This place covers:

Process specially adapted to go below resolution limit of lithography.

to form insulating layers thereon, e.g. for masking or by using photolithographic techniques (encapsulating layers <u>H01L 21/56</u>); After treatment of these layers; Selection of materials for these layers

#### **Definition statement**

This place covers:

Processes for forming insulating layers and their direct post-treatment.

To be used in any process, formation of interconnects, isolation oxides etc.when the invention is focussed on the insulator.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Insulating layers forming part of electrodes	H01L 21/28
Encapsulating layers	H01L 21/56

# H01L 21/3105

#### After-treatment

#### **Definition statement**

This place covers:

Covers special treatments of insulating layers, wherein the special treatment is not a post-treatment as defined under <u>H01L 21/00</u>, i.e. the classical annealing of the insulating layer to improve its characteristics, but is for example

planarisation, patterning, functionalization after etching.

#### References

## Limiting references

This place does not cover:

Classical annealing after formation of the insulator, classified together	H01L 21/02318
with the formation	

# Special rules of classification

Functionalization just after formation should be classified with the formation.

In case the process would also be of interest as a post treatment, both classes should be given.

# {Planarisation of the insulating layers (H01L 21/31058 takes precedence)}

#### **Definition statement**

This place covers:

- · Planarisation of insulating layers.
- Atomic scale planarisation (smoothening) of the insulating layers.
- · Reflow of insulating layers.

#### References

## Limiting references

This place does not cover:

After treatment, e.g. planarisation, of organic layers	H01L 21/31058
--	---------------

# H01L 21/31053

# {involving a dielectric removal step}

# **Definition statement**

This place covers:

Planarisation involving a removal step not being a chemical etch step: this is the group for polishing and chemical-mechanical polishing (CMP) of insulating materials.

### References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

	1
Polishing slurries	C09G, C09K
r olishing sidines	<u>C09G</u> , <u>C09K</u>

# H01L 21/31055

# {the removal being a chemical etching step, e.g. dry etching (etching per se H01L 21/311)}

## **Definition statement**

This place covers:

Planarisation by non selective etching, e.g. by a blanket etching reducing the protrusions.

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Etching per se	H01L 21/311

# {the removal being a selective chemical etching step, e.g. selective dry etching through a mask}

#### **Definition statement**

This place covers:

Processes where protrusions are selectively etched through a mask.

# H01L 21/31105

# {Etching inorganic layers}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Etching glass C03C 15/00

# H01L 21/31111

# {by chemical means}

#### **Definition statement**

This place covers:

Etching by wet process, or by processes wherein gaseous reactants are condensed on the surface.

# Special rules of classification

Gaseous etch with HF is classified in H01L 21/31116

# H01L 21/31116

# {by dry-etching}

## **Definition statement**

This place covers:

- · Plasma etching
- · Ion beam etching

# H01L 21/31127

# {Etching organic layers}

# **Definition statement**

This place covers:

Removal of organic layers or polymers, including photoresists peculiar to semiconductor wafers or devices.

# Limiting references

This place does not cover:

The removal of silicon-containing compounds having an organic nature.	H01L 21/31105
---	---------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Removal of photoresist not peculiar to semiconductor wafers	G03F 7/42
---	-----------

# Special rules of classification

Removal of photoresist being not peculiar to semiconductors is classified in G03F 7/42.

Peculiar to semiconductor devices means that particular precautions are taken to avoid influence of the removal of the photoresist on the semiconductor wafer or device.

# H01L 21/31133

# {by chemical means}

#### **Definition statement**

This place covers:

Etching by wet process, or by processes wherein gaseous reactants are condensed on the surface.

#### H01L 21/31144

# {using masks}

#### **Definition statement**

This place covers:

Etching involving a specially adapted mask

# Special rules of classification

In case the mask would be of general interest, it should also be classified in H01L 21/033

#### H01L 21/3115

# Doping the insulating layers

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

See also after treatment of insulating layers	H01L 21/3105
Doping with the purpose to alter resistivity or increase conductivity	H01L 21/76888

#### Special rules of classification

Implantation or diffusion into insulating layers is also classified under H01L 21/02318 and subgroups.

# H01L 21/312 (Frozen)

Organic layers, e.g. photoresist ( $\frac{H01L\ 21/3105}{H01L\ 21/32}$  take precedence; {photoresists per se  $\frac{G03C}{}$ })

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photoresists per se	<u>G03C</u>
---------------------	-------------

# Special rules of classification

 $\underline{\text{H01L 21/312}}$  -  $\underline{\text{H01L 21/3128}}$  are no longer used for classification of new documents, see  $\underline{\text{H01L 21/02112}}$ .

# H01L 21/314 (Frozen)

Inorganic layers (H01L 21/3105, H01L 21/32 take precedence)

## Special rules of classification

 $\underline{\text{H01L 21/314}}$  -  $\underline{\text{H01L 21/3185}}$  are no longer used for classification of new documents. See  $\underline{\text{H01L 21/02112}}$ .

# H01L 21/3205

Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers (manufacture of electrodes H01L 21/28)

#### **Definition statement**

This place covers:

Deposition of conductive layers exclusively on insulating layers, when the process of deposition is relevant.

#### References

#### Limiting references

This place does not cover:

Deposition of conductive layers on semiconductor	H01L 21/283 -
	H01L 21/288

#### Special rules of classification

When the technique of deposition is particular (CVD, PVD or electroplating), also classify in <u>H01L 21/283</u>, <u>H01L 21/285</u> or <u>H01L 21/288</u>. When an interconnection is concerned, see also H01L 21/768 and subgroups.

#### After treatment

#### **Definition statement**

This place covers:

Treatment of formed conductive layers. Includes:

- · etching by chemical or physical means,
- planarisation, including chemical-mechanical polishing,
- · oxidation, nitridation, or surface treatment,
- · doping.

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups.

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. After treatment of layers of these materials is thus classified here.

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

## H01L 21/32105

# **{Oxidation of silicon-containing layers}**

#### **Definition statement**

This place covers:

Oxidation of non-monocrystalline silicon, e.g. polycrystalline, microcrystalline or amorphous silicon.

#### References

## Limiting references

This place does not cover:

Oxidation of monocrystalline silicon	H01L 21/02236
· I	

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Oxidation of layers of these materials is thus classified here.

For classifying in the group range  $\underline{\text{H01L 21/321}}$  -  $\underline{\text{H01L 21/3215}}$ , the presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/3211

# {Nitridation of silicon-containing layers}

#### **Definition statement**

This place covers:

Nitridation of non-monocrystalline silicon, e.g. polycrystalline, microcrystalline or amorphous silicon.

## Limiting references

This place does not cover:

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Nitridation of layers of these materials is thus classified here.

For classifying in the group range  $\underline{\text{H01L 21/321}}$  -  $\underline{\text{H01L 21/3215}}$ , the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/32115

# {Planarisation}

#### **Definition statement**

This place covers:

Planarisation of conductive or resistive layers.

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Planarisation of these layers is thus classified here.

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/3212

# {by chemical mechanical polishing [CMP]}

#### References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

CMP slurries	<u>C09G</u>
--------------	-------------

# H01L 21/3213

# Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer

## **Definition statement**

This place covers:

Physical or chemical etching of conductive or resistive layers.

Etching of polysilicon layers

Etching of amorphous silicon layers

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Machines or apparatus for liquid etching	H01L 21/67
Machines for plasma etching	H01J 37/00

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Etching of layers of these materials is thus classified here.

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

## H01L 21/32131

# {by physical means only}

### **Definition statement**

This place covers:

Etching processes, where no chemical reaction is involved, e.g.

sputtering, ion milling, laser ablation, pure ion beam etching.

# Special rules of classification

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/32132

# {of silicon-containing layers}

#### **Definition statement**

This place covers:

Silicides and silicon alloys.

### H01L 21/32133

# {by chemical means only}

## **Definition statement**

This place covers:

Use of Plasmas, e.g. RIE, and chemically assisted particle (ion or electron, photon) beam etching

# Special rules of classification

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# {by liquid etching only}

#### **Definition statement**

This place covers:

Etching with supercritical fluids

#### H01L 21/32136

# {using plasmas}

#### **Definition statement**

This place covers:

Etching assisted by electrons, ions and laser beams.

# H01L 21/32137

# {of silicon-containing layers}

#### **Definition statement**

This place covers:

Polysilicon, amorphous, silicides, multilayers containing silicon

# H01L 21/32138

# {pre- or post-treatments, e.g. anti-corrosion processes}

#### **Definition statement**

This place covers:

Pre-treatments before etching, including removal of natural oxide.

Anti-corrosion post-treatments.

# References

#### Limiting references

This place does not cover:

Post-treatment after etching, e.g. RIE	H01L 21/02041

#### Special rules of classification

In case the pre-treatment is a removal of natural oxide and is of general interest, a group symbol in <u>H01L 21/02041</u> should be given.

In case the post treatment is a passivation by oxidation or nitridation this step should be classified independently.

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# {using masks}

#### **Definition statement**

This place covers:

Etching involving a mask specifically adapted to the etching operation.

## References

# Limiting references

This place does not cover:

Classical photoresist masks, except if submitted to a special treatment,	G03F 7/00
for example hardening, fluorination, etc.	

# Special rules of classification

In case the mask would be of general interest, it should also be classified in H01L 21/033.

For classifying in the group range <u>H01L 21/321</u> - <u>H01L 21/3215</u>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/3215

# **Doping the layers**

# Special rules of classification

Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Doping of these layers is thus classified here.

For classifying in the group range  $\underline{\text{H01L 21/321}}$  -  $\underline{\text{H01L 21/3215}}$ , the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.

# H01L 21/322

# to modify their internal properties, e.g. to produce internal imperfections

# **Definition statement**

This place covers:

- Treatments aimed at modifying the intrinsic properties of the crystals not otherwise provided for in <u>H01L 21/00</u>, like crystallographic defect rate.
- Formation of defects for intrinsic or extrinsic gettering

#### References

#### Limiting references

Modification of conductivity type	H01L 21/3242

# {of silicon bodies, e.g. for gettering}

#### **Definition statement**

This place covers:

Extrinsic gettering

## Special rules of classification

Gettering using both extrinsic and intrinsic gettering techniques is classified in both <u>H01L 21/3221</u> and <u>H01L 21/3225</u>.

# H01L 21/3225

{Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering (H01L 21/3226 takes precedence)}

#### **Definition statement**

This place covers:

Intrinsic gettering

#### References

# Limiting references

This place does not cover:

Treatment of semiconductor bodies to modify their internal properties of	H01L 21/3226
silicon on insulator	

# Special rules of classification

Gettering using both extrinsic and intrinsic gettering techniques is classified in both <u>H01L 21/3221</u> and <u>H01L 21/3225</u>.

# H01L 21/34

the devices having semiconductor bodies not provided for in groups  $\{ \frac{H01L\ 21/0405}{H01L\ 21/0445} \}$ ,  $\frac{H01L\ 21/06}{H01L\ 21/16}$  and  $\frac{H01L\ 21/18}{H01L\ 21/16}$  with or without impurities, e.g. doping materials

# **Definition statement**

This place covers:

Processes for fabricating devices having semiconductor bodies not belonging to group IV, IV-IV, III-V materials, or to Se, Te, CuO.

Processes for fabricating devices having semiconductor bodies based on II-VI materials.

## Limiting references

This place does not cover:

Inorganic semiconducting materials used for light detecting devices, e.g. I-III-VI materials, like CuInSe	H01L 31/0264, H01L 31/0322
Processes peculiar to the fabrication of light sensitive devices	H01L 31/18
Processes peculiar to the fabrication of inorganic light emitting devices	H01L 33/00

# Special rules of classification

As already evident from the limiting reference in the main group title of  $\underline{H01L\ 21/00}$ , only fabrication processes relating to devices covered by main groups  $\underline{H01L\ 21/00}$  -  $\underline{H01L\ 29/00}$  should be classified under  $\underline{H01L\ 21/34}$ .

- A single mention of an application in manufacturing devices covered by main groups <u>H01L 21/00</u> - <u>H01L 29/00</u>, e.g. a junction FET, is sufficient to give a group symbol.
- at the other hand processes wherein the type of fabricated device is not mentioned at all will be
  considered to refer to devices not belonging to those covered by H01L 21/00 H01L 29/00, and
  will consequently be classified together with the most probable application, e.g. H01L 31/00 for IIVI for light-sensitive devices.

# H01L 21/38

Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions

# **Definition statement**

This place covers:

Doping of II-VI materials.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Semiconductor bodies composed of II-VI compounds for light sensitive	H01L 31/0296
devices	

# H01L 21/42

#### **Bombardment with radiation**

#### **Definition statement**

This place covers:

Radiation covers corpuscular as well as electromagnetic radiation

#### References

#### Limiting references

Bombardment with radiation for deposition purposes	H01L 21/02104
--	---------------

Limiting references

Bombardment with radiation for etching purposes	H01L 21/306,
	H01L 21/311 or
	H01L 21/3213

# H01L 21/425

# producing ion implantation

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

lon beam tubes for localized treatment	<u>H01J 37/30</u>
--	-------------------

# H01L 21/426

# using masks

#### **Definition statement**

This place covers:

Processes for implantation wherein the invention is focused on the mask aspect, e.g. mask having a specific topography.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Masks in general	H01L 21/027 and
	<u>H01L 21/033</u>

# H01L 21/44

Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L 21/38 - H01L 21/428

# **Definition statement**

This place covers:

Electrodes on semiconductor materials as defined under H01L 21/34.

Covers the direct deposition of conductive materials on the semiconductor and on an insulating layer overlying the semiconductor (e.g. Tunnel contact).

The group <u>H01L 21/44</u> includes specific treatments of the semiconductor before formation of the contact (e.g. degenerescence by bombardment etc.).

#### References

## Limiting references

	ii -
semiconductor materials of group IV or III-V	H01L 21/18

# Deposition of conductive or insulating materials for electrodes

#### **Definition statement**

This place covers:

Insulating materials, only if the contact is a tunnelling contact.

## H01L 21/445

# from a liquid, e.g. electrolytic deposition

#### **Definition statement**

This place covers:

- Electrolytic deposition
- Electroless deposition

# H01L 21/447

# involving the application of pressure, e.g. thermo-compression bonding

## Special rules of classification

Classification is made in this group only if specific to the semiconductor material, or adapted to the type of device.

#### H01L 21/449

# involving the application of mechanical vibrations, e.g. ultrasonic vibrations

# Special rules of classification

Classification is made in this group only if specific to the semiconductor material, or adapted to the type of device.

# H01L 21/46

Treatment of semiconductor bodies using processes or apparatus not provided for in groups <u>H01L 21/428</u> (manufacture of electrodes thereon <u>H01L 21/44</u>)

# **Definition statement**

This place covers:

The treatment of semiconductor bodies including

- mechanical treatments, like grinding, sand blasting etc.
- · chemical treatments, like etching,
- after-treatments of these semiconductors, like formation of insulating layers, planarisation or etching of these insulating layers, formation of conductive layers on these insulating layers and after treatment of these conductive layers and their doping.

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture of electrodes thereon	H01L 21/44
-----------------------------------	------------

# H01L 21/465

# Chemical or electrical treatment, e.g. electrolytic etching (to form insulating layers <u>H01L 21/469</u>)

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Chemical or electrical treatment to form insulating layers thereon	H01L 21/469
--	-------------

# H01L 21/467

# using masks

#### References

# Limiting references

This place does not cover:

Masks used for patterning group IV and group III-V semiconductors	H01L 21/308
manner and a series in great in a series and a series in a series and	<u> </u>

# H01L 21/469

to form insulating layers thereon, e.g. for masking or by using photolithographic techniques (encapsulating layers <u>H01L 21/56</u>); Aftertreatment of these layers

## References

# Limiting references

This place does not cover:

Encapsulating layers	H01L 21/56

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Layers forming electrodes	H01L 21/44
---------------------------	------------

Organic layers, e.g. photoresist (H01L 21/475, H01L 21/4757 take precedence)

#### References

# Limiting references

This place does not cover:

Forming insulating layers using masks	H01L 21/475
After-treatment	H01L 21/4757

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Formation of photoresist masks	H01L 21/027, G03F 7/00
--------------------------------	------------------------

# H01L 21/4763

Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers (manufacture of electrodes H01L 21/28, {H01L 21/44})

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture of electrodes	<u>H01L 21/28</u>
---------------------------	-------------------

# H01L 21/48

Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L 21/06 - H01L 21/326

## References

# Limiting references

This place does not cover:

	H01L 21/06 - H01L 21/326
subgroups	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Insulating sealing of leads in bases	H01L 21/50
Apparatus therefor	H01L 21/67
Containers, encapsulations, fillings or mountings per se	H01L 23/00

Marking of parts	H01L 23/544
Arrangements for connecting or disconnecting semiconductor or other solid-state bodies, or methods related thereto, other than those	H01L 24/00

# Special rules of classification

In this group, the expression "treatment" also covers the removal of leads from parts.

## H01L 21/50

Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups <u>H01L 21/06</u> - <u>H01L 21/326</u>, {e.g. sealing of a cap to a base of a container}

## References

## Limiting references

This place does not cover:

Arrangements for connecting or disconnecting semiconductor or other	H01L 24/00
solid state bodies, or methods related thereto, other than those	

# H01L 21/67

Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components {; Apparatus not specifically provided for elsewhere (processes per se H01L 21/30, H01L 21/46, H01L 23/00; simple temporary support means, e.g. using adhesives, electric or magnetic means H01L 21/68, H01L 21/302; apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto H01L 24/74;)}

#### **Definition statement**

This place covers:

the apparatus of the title and also the use of those apparatus

#### References

#### Limiting references

Welding apparatus	B23K 20/00
Polishing apparatus	B24B 1/00
Apparatus for cutting semiconductor ingot	B28D 5/00
Coating apparatus	C23C 14/00, C23C 16/00
Electroplating apparatus	C25D 7/12
Optical measuring apparatus	G01N 21/00
Testing apparatus	G01R 31/00

Limiting references

Lithographic apparatus	G03F 7/00
------------------------	-----------

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Cleaning in general	B08B 1/00, B08B 3/00, B08B 5/00, B08B 6/00, B08B 7/00
Cutting in general	B23K 26/00
Robots in general	B25J 9/00
Conveying in general	B65G 49/00
Electrostatic holders in general	H02N 13/00

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Substrate	a substrate suitable for semiconductor or electric solid state
	devices or semiconductor or electric solid state components, e.g. a
	wafer

# H01L 21/67017

# {Apparatus for fluid treatment (H01L 21/67126, H01L 21/6715 take precedence)}

#### **Definition statement**

This place covers:

- Fluid delivery or exhaust systems (like plumbing, heat exchanger, valves systems, flow regulations means, pumping means) in direct connection with semiconductor manufacture or handling systems.
- · Atmosphere control systems in relation with semiconductor industry

## References

# Limiting references

This place does not cover:

Apparatus for sealing, encapsulating, glassing, decapsulating	H01L 21/67126
Apparatus for applying a liquid, a resin, an ink	H01L 21/6715
Details relating to the exhausts (e.g. pumps, filters, scrubber) of coating apparatus	C23C 16/4412

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers with atmosphere control	H01L 21/67389
------------------------------------	---------------

# {for cleaning followed by drying, rinsing, stripping, blasting or the like}

#### **Definition statement**

This place covers:

- Apparatus dealing with at least two processing steps taking place successively (like cleaning, drying, rinsing, stripping or blasting) are classified in this group.
- · Systems for only dry cleaning.

# H01L 21/67092

{Apparatus for mechanical treatment (or grinding or cutting, see the relevant groups in subclasses <u>B24B</u> or <u>B28D</u>)}

### **Definition statement**

This place covers:

- apparatus for dividing wafers into a plurality of parts (dicing),
- apparatus for exerting a pressure on a substrate (like apparatus for bonding two wafers together),
- apparatus for separating two bonded wafers.

# References

## Limiting references

This place does not cover:

Cutting apparatus per se	B23K 26/00
Polishing apparatus	B24B 1/00
Apparatus for cutting semiconductor ingot	B28D 5/00

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Division of the substrate into plural individual devices	H01L 21/78	
--	------------	--

# H01L 21/67103

# {mainly by conduction}

## **Definition statement**

This place covers:

- Apparatus where the substrate is in direct contact with the heating element
- Heating elements with specific thermal properties (like thermal conductivity), e.g. materials of the heating element.

# {mainly by convection}

#### **Definition statement**

This place covers:

- Apparatus where the substrate is not in direct contact with the heating element
- Thermal apparatus with cooling means, e.g. for temperature regulation

# H01L 21/67115

# {mainly by radiation}

# **Definition statement**

This place covers:

Thermal apparatus comprising lamps, infrared light irradiation means or ultraviolet light irradiation means

# H01L 21/67126

{Apparatus for sealing, encapsulating, glassing, decapsulating or the like (processes H01L 23/02, H01L 23/28)}

#### **Definition statement**

This place covers:

- Sealing arrangements (like O-ring) for a process chamber, a holding or transporting device
- · Slit valves or gates for closing the opening of a chamber

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers; Seals for semiconductor devices	H01L 23/02
Encapsulations, e.g. encapsulating layers, coatings for protection	H01L 23/28

# H01L 21/67132

# {Apparatus for placing on an insulating substrate, e.g. tape}

#### **Definition statement**

This place covers:

- All apparatus dealing with tapes (tape removal apparatus, tape placing apparatus)
- Apparatus for removing dies from an adhesive tape (on which a severed wafer is placed).

{Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates}

#### **Definition statement**

This place covers:

Pick and Place apparatus (picking a die from a wafer and placing it on a different location).

# H01L 21/6715

{Apparatus for applying a liquid, a resin, an ink or the like (H01L 21/67126 takes precedence)}

#### References

# Limiting references

This place does not cover:

Apparatus for sealing, encapsulating, glassing, decapsulating	H01L 21/67126
---	---------------

# H01L 21/67213

{comprising at least one ion or electron beam chamber (coating by ion implantation C23C; ion or electron beam tubes H01J 37/00)}

#### References

# Limiting references

This place does not cover:

Coating by ion implantation	<u>C23C</u>
-----------------------------	-------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Ion or electron beam tubes	H01J 37/00
----------------------------	------------

# H01L 21/67219

{comprising at least one polishing chamber (polishing apparatuses B24B)}

#### References

#### Limiting references

Polishing apparatuses per se	<u>B24B</u>
------------------------------	-------------

{comprising at least one lithography chamber (lithographic apparatuses G03F 7/00)}

# References

## Limiting references

This place does not cover:

Lithographic apparatuses per se G03F 7/00	Lithographic apparatuses per se	G03F 7/00
---	---------------------------------	-----------

# H01L 21/6723

{comprising at least one plating chamber (electroless plating apparatuses C23C, electroplating apparatuses C25D)}

#### References

#### Limiting references

This place does not cover:

Electroless plating apparatuses	<u>C23C</u>
Electroplating apparatuses	<u>C25D</u>

# H01L 21/67242

{Apparatus for monitoring, sorting or marking (testing or measuring during manufacture H01L 22/00, marks per se H01L 23/544; testing individual semiconductor devices G01R 31/26)}

#### References

# Limiting references

This place does not cover:

Electrical testing individual semiconductor devices	G01R 31/26
---	------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Testing or measuring	H01L 22/00
Marks per se	H01L 23/544

{Production flow monitoring, e.g. for increasing throughput (program-control systems per se G05B 19/00, e.g. total factory control G05B 19/418)}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Program-control systems per se	G05B 19/00
Total factory control	G05B 19/418

# H01L 21/673

using specially adapted carriers {or holders; Fixing the workpieces on such carriers or holders (holders for supporting a complete device in operation H01L 23/32)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Holders for supporting a complete device in operation	H01L 23/32
---	------------

# H01L 21/67333

{Trays for chips (magazine for components H05K 13/0084)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Magazine for components	H05K 13/0084
-------------------------	--------------

# H01L 21/6734

{specially adapted for supporting large square shaped substrates (containers and packaging elements for glass sheets <u>B65D 85/48</u>, transporting of glass products during their manufacture <u>C03B 35/00</u>)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers and packaging elements for glass sheets	B65D 85/48
Transporting of glass products during their manufacture	C03B 35/00

{specially adapted for containing substrates other than wafers (H01L 21/67356, H01L 21/67359 take precedence)}

# References

#### Limiting references

This place does not cover:

Closed carriers specially adapted for containing chips, dies or ICs	H01L 21/67356
Closed carriers specially adapted for containing masks, reticles or pellicles	H01L 21/67359

# H01L 21/67366

{characterised by materials, roughness, coatings or the like (materials relating to an injection moulding process <u>B29C 45/00</u>; chemical composition of materials <u>C08L 51/00</u>)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Materials relating to an injection moulding process	B29C 45/00
Chemical composition of macromolecular compounds	C08L 51/00

# H01L 21/67706

{Mechanical details, e.g. roller, belt (H01L 21/67709 takes precedence)}

# References

#### Limiting references

This place does not cover:

Conveying using magnetic elements	H01L 21/67709

# H01L 21/67721

{the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames (H01L 21/6773 takes precedence)}

### References

#### Limiting references

Conveying cassettes,	containers or carriers	H01L 21/6773

{Mechanical parts of transfer devices (robots in general in B25J)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Robots in general B25J

# H01L 21/67763

{the wafers being stored in a carrier, involving loading and unloading (H01L 21/6779 takes precedence)}

# References

#### Limiting references

This place does not cover:

The workpieces being stored in a carrier, involving loading and unloading H01L 21/6779

# H01L 21/67766

{Mechanical parts of transfer devices (robots in general in B25J)}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Robots in general B25J

# H01L 21/67784

{using air tracks}

#### **Definition statement**

This place covers:

Apparatus for moving substrates on a liquid track

# H01L 21/67796

{with angular orientation of workpieces (H01L 21/67787 and H01L 21/67793 take precedence)}

#### References

# Limiting references

Conveying with angular orientation of the workpieces	H01L 21/67787
--	---------------

Limiting references

Conveying with orientating and positioning by means of a vibratory bowl	H01L 21/67793
or track	

# H01L 21/68

# for positioning, orientation or alignment

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Conveying	H01L 21/677
-----------	-------------

# H01L 21/682

{Mask-wafer alignment (in general G03F 7/70, G03F 9/70)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Alignment in general	G03F 7/70, G03F 9/70
----------------------	----------------------

# H01L 21/683

for supporting or gripping (for conveying <u>H01L 21/677</u>, for positioning, orientation or alignment <u>H01L 21/68</u>)

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Conveying	H01L 21/677
Positioning, orientation or alignment	H01L 21/68

# H01L 21/6835

# {using temporarily an auxiliary support}

#### References

# Limiting references

Temporary protection of the devices or parts of the devices during	B81C 2201/05
manufacture	

{Wafer tapes, e.g. grinding or dicing support tapes (adhesive tapes in general C09J 7/20)}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Adhesive tapes in general	C09J 7/20
---------------------------	-----------

# H01L 21/687

using mechanical means, e.g. chucks, clamps or pinches {(using elecrostatic chucks H01L 21/6831)}

#### References

#### Limiting references

This place does not cover:

Using electrostatic chucks	H01L 21/6831
----------------------------	--------------

#### H01L 21/70

Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof ({multistep manufacturing processes of assemblies consisting of a plurality of individual semiconductor or other solid state devices <a href="Hotel-Bolden Lossen Losse

#### **Definition statement**

This place covers:

- Process for the integration of a plurality of solid state devices in or on a common substrate.
- Processes for making isolation regions between components (e.g. LOCOS, STI etc.)
- Processes for fabricating SOI substrates.
- Processes for making interconnections between the solid state devices, on the surface of the substrate, or buried in the substrate, including specific treatments of these interconnections.
- Processes for cutting wafers to singulate the devices, dicing.
- Processes to fabricate devices consisting of a plurality of solid state components or integrated circuits of the bipolar, Field-Effect type and memories.
- Process for the assembly on a common substrate of two or more components.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture of assemblies consisting of preformed electrical components H05K 3/00, H05K 13/00

Manufacture of specific parts of devices defined in group <u>H01L 21/70</u> ({<u>H01L 21/0405</u>, <u>H01L 21/0445</u>} , <u>H01L 21/28</u>, <u>H01L 21/44</u>, <u>H01L 21/48</u> take precedence)

#### **Definition statement**

This place covers:

- Multistep processes for the fabrication of buried regions, also used as buried connections between zones.
- Multistep processes for the fabrication of zones providing electrical isolation between adjacent components,
- Multistep processes for the fabrication of SOI wafers, for which the fabrication of devices has not started yet,
- Multistep processes for the fabrication of interconnections between devices,
- Multistep, processes for the fabrication of integrated circuits, bipolar technology, field-effect technology, CMOS, memories, IC based on combinations of these technologies,
- · Multistep processes for dicing wafers into individual devices.

#### References

#### Limiting references

This place does not cover:

Processing of parts of devices based on carbon or diamond	H01L 21/0405
Processing of parts of devices based on crystalline Silicon Carbide	H01L 21/0445
, ,	H01L 21/28 or H01L 21/44
Manufacture or treatment of parts prior to assembly of the devices, like leads, heat-sinks, etc.	H01L 21/48

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Wire-like connections	H01L 24/00
-----------------------	------------

# H01L 21/74

# Making of {localized} buried regions, e.g. buried collector layers, internal connections {substrate contacts}

#### **Definition statement**

This place covers:

Multistep processes for the fabrication of buried regions, like buried collector layers, buried connections between zones, substrate contacts, as part of a component, e.g. formation of buried silicides.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Diffusing impurities	H01L 21/22
Implanting impurities	H01L 21/265

# H01L 21/743

# {Making of internal connections, substrate contacts}

#### **Definition statement**

This place covers:

Fabrication of buried metallic or near metallic regions, like buried silicides, buried eutectic conductors.

# H01L 21/76

# Making of isolation regions between components

#### **Definition statement**

This place covers:

- Fabrication of zones aimed at providing electrical isolation between adjacent components, i.e. dielectric regions (LOCOS, trench, shallow trench), air gaps, p-n junction or field effect.
- Fabrication of SOI wafers, for which the fabrication of devices has not started yet.

## Special rules of classification

For subject matter classified in the range <u>H01L 21/76</u> - <u>H01L 21/765</u>, when the isolation combines several techniques, both techniques are given a group symbol.

When the combination of several techniques involves the fabrication of SOI, a group symbol within the range  $\underline{\text{H01L }21/76264}$  -  $\underline{\text{H01L }21/76291}$  is given.

Single steps, like etching a trench, when they present a general interest or are specifically disclosed, should be given a group symbol in the corresponding single step covered by <u>H01L 21/02</u> and sub groups.

#### **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

horizontal	in the plane of the wafer
vertical	in a direction perpendicular to the plane of the wafer

# H01L 21/762

Dielectric regions {, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers}

#### **Definition statement**

This place covers:

Covers the formation of dielectric regions by

Definition statement

- · Oxidation of the substrate, or
- Deposition of a dielectric, for example in a trench.
- · Formation of dielectric regions buried in the substrate, SOI

# H01L 21/76224

{using trench refilling with dielectric materials (trench filling with polycristalline silicon H01L 21/763; together with vertical isolation, e.g. trench refilling in a SOI substrate H01L 21/76264)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Trench filling with vertical isolation, e.g. trench refilling in a SOI substrate	H01L 21/76264
Trench filling with polycrystalline silicon	H01L 21/763

# H01L 21/7624

{using semiconductor on insulator [SOI] technology (H01L 21/76297 takes precedence; manufacture of integrated circuits on insulating substrates H01L 21/84; silicon on sapphire [SOS] technology H01L 21/86)}

#### **Definition statement**

This place covers:

The groups H01L 21/7624 - H01L 21/76291 cover the fabrication of a buried isolation region

#### References

#### Limiting references

This place does not cover:

Dielectric isolation using EPIC techniques, i.e. epitaxial passivated	H01L 21/76297
integrated circuit	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture of integrated circuits on insulating substrates	H01L 21/84
Silicon on sapphire (SOS) technology	H01L 21/86

# Applying interconnections to be used for carrying current between separate components within a device {comprising conductors and dielectrics}

#### **Definition statement**

This place covers:

Multi-steps processes for manufacturing interconnections on the surface of a device or through the wafer.

#### References

# Limiting references

This place does not cover:

Fabrication of contacts	H01L 21/28
Internal interconnections	H01L 21/743
Fabrication of fuses and anti-fuses	H01L 23/525

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cleaning	H01L 21/02041
Formation of insulating layers	H01L 21/02107
Formation or use of masks	H01L 21/027, H01L 21/033, H01L 21/31144, H01L 21/32139
Planarising insulating or conductive layers	H01L 21/3105, H01L 21/321
Etching of insulating or conductive layers	H01L 21/311, H01L 21/3213

# Special rules of classification

Information peculiar to single-step processes should also be classified in the corresponding sub group of <u>H01L 21/02</u> (see informative references below).

Processes for fabricating fuses and anti-fuses are classified with the fuses and anti-fuses in H01L 23/525.

#### H01L 21/76804

# {by forming tapered via holes}

#### **Definition statement**

This place covers:

Methods specially adapted for forming via or contact holes having a wider top or bottom region, e.g. "cup-shaped" vias

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Etching insulating layers per se

H01L 21/311

# H01L 21/76805

# {the opening being a via or contact hole penetrating the underlying conductor}

# **Definition statement**

This place covers:

Methods of forming via or contact holes including a step of etching the conductor at the bottom of the hole so as to form e.g. a gouging feature;

methods of forming contact holes having a portion reaching into conductive regions (e.g. source and drain) of the semiconductor substrate

# H01L 21/76808

# {involving intermediate temporary filling with material}


#### **Definition statement**

This place covers:

Methods of dual damascene processing involving intermediate temporary filling of the opening first formed in the process with material, e.g. planarisation to facilitate lithography of the second opening


#### Examples:

• After formation of the via, the via is filled with a resin film 12 to provide for planarisation:::



US2006094221.

 The dual damascene structure of a lower metal level 200 is filled with a sacrificial material 140 (see the figure below), then another metal level 202 having dual damascene structures 232 is fabricated. Finally, the sacrificial layer 140 is removed and all metal levels are metalized simultaneously:



US2005110145

# References

# Limiting references

This place does not cover:

Conventional trench-first dual damascene methods in which the	H01L 21/76807
photoresist for forming the via hole fills the trench	

# H01L 21/7681

# {involving one or more buried masks}

# **Definition statement**


This place covers:

Methods of dual damascene processing involving one or more buried masks, i.e. one or more prepatterned mask or etch stop layers are fabricated prior to deposition of the trench-level dielectric.

# Examples:

• The etch stop 114 is pre-patterned and buried under ILD 118 (see the figure below):

**Definition statement** 



# H01L 21/76811

# {involving multiple stacked pre-patterned masks}


# **Definition statement**

# This place covers:

Methods of dual damascene processing involving multiple stacked pre-patterned masks on the trench-level dielectric, i.e. mask stacks pre-defining the trench and via patterns before the actual etching process

#### Examples:

Layers 135, 140, 150 are hardmask layers, layer 180 is a photoresist for patterning layer 150. The dual damascene structure is transferred into the ILD 130 with the help of the stack of pre-patterned hardmasks 135, 140, 150:



US2003207207


# {involving a partial via etch}

#### **Definition statement**

This place covers:

All dual damascene processes in which in an early stage a via is formed partially through the dielectric stack. The via etch is completed later in the process, e.g. during the etching step for forming the trench.

#### Examples:



US2006166482

First, the via is partially etched into the dielectric stack. In a later step, the via etch is completed together with the trench etch.

# Special rules of classification

Dual damascene processing also involving a stack of pre-patterned hard mask layers, the group symbol <u>H01L 21/76811</u> is also assigned.

If the partial via process also includes a step of intermediate filling the partial via with a planarising material, the document needs to be classified in H01L 21/76808, too.

#### H01L 21/76814

# {post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors}


# **Definition statement**

This place covers:

Particular method steps designed for improving the result of a process of forming an interconnect opening in a dielectric, e.g. removal of oxides from the surface of a conductor at the bottom of a via hole, removal of etching residues, or treatments restoring the dielectric at the sidewalls.


### Examples:


After formation of the opening 10, the photoresist mask and etch residues are removed using a reducing plasma. During this treatment an undesired coating layer 14 forms on the sidewalls of opening 10. Layer 14 is eventually removed by the directional beam of charged oxidizing particles having its main axis 20 parallel to the sidewalls of opening 10:



Note that in this case the sidewall layer 14 is an undesired by-product of a plasma treatment process. The document should therefore not be classified in <u>H01L 21/76831</u>.

After forming an opening in a low-k dielectric, a degassing treatment and a plasma treatment are carried out in order to remove methyl groups from the dielectric and an oxide from the underlying conductor 22A:





US2005272247

#### References

#### Limiting references

This place does not cover:

After-treatment steps leading to the formation of modified sidewall layers

H01L 21/76831

# Special rules of classification

If the method of after-treatment comprises aspects which are classified in any one of the subgroups H01L 21/76822+ (see below), the corresponding group should also be given. If the after-treatment leads to the formation of a sidewall layer in the opening comprising modified dielectric material, the group H01L 21/76831 should also be assigned (note, however, that if the sidewall insulation is formed by a conventional deposition step, H01L 21/76831 is the only relevant group).

<u>H01L 21/76814</u> is essentially a multistep group, i.e. the after treatment step is only one of several steps to be carried out in order to form an interconnection. If a document exclusively relates to cleaning of openings in dielectrics (in a single-step fashion), the main group symbol is <u>H01L 21/02063</u>.

# H01L 21/76816

{Aspects relating to the layout of the pattern or to the size of vias or trenches (layout of the interconnections per se H01L 23/528; CAD of ICs G06F 30/00)}


#### **Definition statement**

This place covers:

The geometrical "aspects" to be classified in this group are mainly methodological aspects, e.g. step sequences leading to a reduction of the pitch between via holes, step sequences for incorporating a plurality of vias of different depth, methods of forming vias having a particular cross-sectional shape.


#### Examples:

Layer 230 is introduced into the structure to enable the simultaneous formation of a deep and a notso-deep via. Although the formation of the vias themselves contains no special features at all, there is an aspect related "to the size of the vias":



US2006281290

Method for decreasing the pitch between adjacent contact holes by using a sequence of steps involving among other things a sacrificial pattern (13 in the figure below) and a conformal hardmask layer (14') to create an array of vias having a pitch below what is possible by standard lithography:



# References

# Limiting references

This place does not cover:

Geometrical aspects relating to "tapered" vias, i.e. vias having a wider	H01L 21/76804
part somewhere	

# H01L 21/76817

# {using printing or stamping techniques}

# **Definition statement**


This place covers:

Imprinting or stamping techniques for forming openings in dielectrics.

Methods using a stamp either to pattern a mask, e.g. a resist mask, for forming the opening or to imprint the opening directly into a dielectric

**Definition statement** 

### Example:



US7148142

# H01L 21/76819

{Smoothing of the dielectric (planarisation of insulating materials per se H01L 21/31051)}

# References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Planarisation of insulating materials per se	H01L 21/31051
--	---------------

# H01L 21/76822

{Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.}

#### **Definition statement**

This place covers:


All aspects related to forming or after-treatment steps which lead to a modification of the material of a dielectric layer within an interconnection structure.

Manufacture of "graded" dielectric layers having a varying composition throughout its thickness, no matter if said grading is achieved by a modified deposition process or an after-treatment.


#### Examples:

Graded dielectric layer: density and permittivity characteristics vary uniformly from a top portion to a bottom portion of the layer. The variation is achieved through varying deposition parameters such as

flow rate of constituent process gases or deposition chamber pressure, or through a post deposition treatment, such as plasma treatment or curing:



The surface of the PSG layer 704 is made hydrophilic by a "scrubbing treatment" 710:



Special rules of classification

It is not important whether the various treatment steps are conducted on a "main" interlevel or intralevel dielectric or on a "thin functional dielectric layer" as defined in <a href="https://example.com/H01L\_21/76829">H01L\_21/76829</a> and subgroups.

If the treatment involves a patterned layer including an opening, the group <u>H01L 21/76814</u> should also be given.

# H01L 21/76823

# {transforming an insulating layer into a conductive layer}


# **Definition statement**

This place covers:

Processes designed for rendering a dielectric layer of an interconnect stack conductive

Examples:

A diamond etch-stop layer (66 in the figure below) is rendered conductive by implanting Ti followed by thermal treatment.



US5990493

# Special rules of classification

A document classified in this group is additionally classified in <u>H01L 21/76822</u> and subgroups thereof, whenever appropriate, the method of conversion involves a plasma treatment, or an ion implantation.

# H01L 21/76825

{by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc. (plasma treatment H01L 21/76826)}


#### **Definition statement**

This place covers:

After-treatment or post-treatment process of dielectric layers of the interconnect stack involving particle radiation, e.g. removal of moisture etc. by UV or e-beam radiation, processes for modifying the dielectric constant of the layer, introduction of dopants into the dielectric by particle irradiation.


#### Examples:

A layer of silane is deposited onto a polymer dielectric layer 16. This layer is then exposed to UV light to initiate polymerization of the silane molecules to form an adhesion promoter layer 18 (or an etch stop or hard mask layer), and to react the adhesion promoter layer with low dielectric constant polymer layer 16:



US2005221606

The upper surface of the porous MSQ film 105 is treated by electron beam irradiation or by UV irradiation to reinforce the upper portion in the film 105:



US2006211235

# References

# Limiting references

This place does not cover:

Removal of porogens for manufacturing porous dielectrics	H01L 21/7682
Plasma treatment	H01L 21/76826

# Special rules of classification

If the treatment is performed to form or modify a "thin functional" dielectric layer, e.g. an etch stop, one of the groups <u>H01L 21/76829</u> is additionally assigned.

Curing of a dielectric precursor material is generally not considered an "after-treatment" but characterizes the formation of the dielectric layer per se, covered by <u>H01L 21/02348</u>.

# H01L 21/76826

# {by contacting the layer with gases, liquids or plasmas}


# **Definition statement**

This place covers:


Processes involving contacting a dielectric of an interconnect stack with gases, liquids or plasmas in order to modify the internal structure and/or properties of the dielectric, e.g. nitridation, removal of organic groups from the layer, introduction of dopants into the dielectric using gases, liquids or plasmas.

Examples:


a low-k dielectric is treated in a supercritical fluid after deposition, after via etching, to improve mechanical strength or repair plasma damage:



Plasma treatment 130 is carried out in order to decrease the C- or F- concentration in an upper layer 120a of the ILD 120:



Plasma treatment is carried out in order to modify the sidewalls of a damascene opening 218:



#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Supercritical fluid treatment after a via hole formation	H01L 21/76814
Plasma treatment is carried out to form a modified sidewall layer in an opening	H01L 21/76831

# Special rules of classification

If the plasma treatment is carried out to form a modified sidewall layer in an opening, the group symbol <u>H01L 21/76831</u> must also be assigned.

#### H01L 21/76828

# {thermal treatment}


#### **Definition statement**

This place covers:

Thermal treatment for modifying the internal structure and/or properties of the dielectric of an interconnect stack, e.g. removal of moisture.

#### Example:

After completion of the deposition, the low-k dielectric layer 206 is subjected to a heat treatment in a nitrogen-free atmosphere to promote the out-gassing of the volatile materials 220 and especially of nitrogen and nitrogen compounds:



#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Plasma annealing	H01L 21/76826
------------------	---------------

# Special rules of classification

If the heat treatment is carried out in reactive atmospheres, i.e. inevitably involves modification of the dielectric material by e.g. introducing a further chemical element into the layer, e.g. plasma annealing, the group symbol <a href="https://doi.org/10.21/76826"><u>H01L 21/76826</u></a> is additionally assigned.

{characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers}


#### **Definition statement**

This place covers:


All aspects related to the formation and the geometry of so-called "thin functional dielectric layers", e.g. etch-stop films or dielectric barrier or liner layers.

### Examples:

Fabrication of an oxygen-doped low-k SiC etch-stop layer 230:




Nitride liner 130 imparts tensile stress in the underlying semiconductor to improve carrier mobility:



US2005233514

Silicon oxide layer 224 is formed on top of a low-k dielectric. Layer 224 serves as a sacrificial cap layer:



# Special rules of classification

If a document dealing with a thin functional dielectric layer also contains after-treatment aspects as defined in <u>H01L 21/76822</u>+, one (or more) of the latter groups should also be assigned to this document.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

"Thin" layer as used herein means thin compared with the "main" interlevel or intralevel dielectric. In cases of doubt as to whether the layer is "thin" in the above sense, the criterion "functional layer" takes precedence, i.e. documents relating to layers, which may not exactly be "thin" in the above sense but serve some particular purpose except from merely isolating conductors, should also be classified here.

# H01L 21/76831

# {in via holes or trenches, e.g. non-conductive sidewall liners}

#### **Definition statement**


This place covers:

Sidewall layers that are formed by direct deposition

Sidewall liners obtained by treatment of the sidewalls of the opening.

#### Examples:

Sidewalls of a porous dielectric are plasma-treated in order to form a carbon sealing layer 24 on via sidewalls 22:



US2006046472

Non-metallic layer 15, e.g. silicon carbide or boron carbide is deposited in a dual damascene opening and etched back to form sidewall spacers 19:





FIG. 5



US6284657

# Special rules of classification

If the treatment has characteristics relating to any of the groups <u>H01L 21/76822</u>+, one (or more) of the latter groups should also be assigned.

# H01L 21/76832

# {Multiple layers}


# **Definition statement**

This place covers:

Stacks of two or more thin "functional" dielectric layers, e.g. multiple etch stop layers, multiple trench liners.


#### Examples:

Composite adhesion/etch-stop multilayer (SiC layer 104 and SiOC layer 106) is formed; layer 104 is for improving adhesion between layers 100 and 106:



US2006110912

Multiple dielectric capping layers 616/622 and 620/624 are formed by gas cluster ion beam "infusion":



# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

"multiple" two or more layers in direct contact with each other.
--

{formation of thin insulating films on the sidewalls or on top of conductors (H01L 21/76831 takes precedence)}


# **Definition statement**

This place covers:

Insulating film covering some part of the conductor regardless of whether the conductor is "free-standing" or an inlaid conductor.

### Example:

Dielectric film 107 covers the top and part of the sidewalls of inlaid conductors 105:



US2005087871

Temporary sacrificial encapsulation layer (206 in fig. 5, 306 in fig. 6) is formed in a dual damascene opening and covering an exposed underlying conductor in order to form a protective layer for subsequent cleaning steps:




FIG. 5




FIG. 6

US2006292863

#### References

# Limiting references

This place does not cover:

Dielectric sidewall liners in openings	H01L 21/76831
--	---------------

# H01L 21/76835

{Combinations of two or more different dielectric layers having a low dielectric constant (H01L 21/76832 takes precedence)}


#### **Definition statement**

This place covers:


Dielectric layer stacks in which e.g. the via-level dielectric and the trench-level dielectric comprise different low-k materials or in which e.g. the structure contains a low-k etch-stop or adhesion layer separating two dielectrics of which at least one must be a low-k dielectric.

#### Examples:

Trench-level dielectric (spin-on low-k dielectric 24) and via-level dielectric (CVD SiOC layer 10) are different low-k materials:




Via-level and trench-level dielectrics (204 and 212) are made of the same low-k material, but the etch-stop layer 206 is made of a different low-k material:



US2005263876

**Definition statement** 

Posts (40) are made of a non-porous low-k dielectric whereas the material filling the spaces between the posts is a porous low-k dielectric:



US2005227480

#### References

# Limiting references

This place does not cover:

Middle etch-stop layer being a multilayer system	H01L 21/76832
--	---------------

# H01L 21/76837


# **{Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics}**

# **Definition statement**

This place covers:

Special measures for improving the gap-filling properties of a dielectric, wherein said "gap" is formed between conductive structures. The term "gap" is also intended to include vertical gaps.

# Example:



US2005186796:

a first dielectric (213) is deposited over conductive structures 207 and etched back (the figure above shows the layer 213 after etch-back) so as to partially fill the gap and reduce its aspect ratio, a second dielectric (217) fills the remaining gap.

{characterised by the formation and the after-treatment of the conductors (etching for patterning the conductors H01L 21/3213)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

When the interconnect is also used as the conductor part of a conductor-insulator-semiconductor electrode (gate level interconnections)	H01L 21/28026
Etching for patterning conductors	H01L 21/3213

# Special rules of classification

Information peculiar to single-step processes should also be classified in the corresponding group, e.g.

- H01L 21/02041 for cleaning
- H01L 21/02697, H01L212/283 H01L 21/288 and H01L 21/3105 for the formation of conductive layers,
- H01L 21/3213 for etching,
- H01L 21/027, H01L 21/033, H01L 21/32139 for masking,
- H01L 21/321 for planarising, etc.

# H01L 21/76843

# {formed in openings in a dielectric}


#### **Definition statement**

This place covers:

Thin conductive film being formed in an opening in a dielectric, e.g. barrier, adhesion, nucleation, seed or liner layers.

#### Example:

a barrier layer comprising e.g. Ru, Ir etc. or one of their (conducting) oxides is deposited in a trench or a dual damascene opening:



US2005206000

#### References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Thin films serving as seed layer for electroplating

H01L 21/76873

# Special rules of classification

All documents dealing with the formation of thin conductive films in openings should be classified in this group or one of its subgroups even if the fact that the thin film is formed in an opening is not an important aspect of the disclosure under consideration.

If the deposition method of the thin functional layer is disclosed in some detail (PVD, CVD, ALD, plating etc.), the corresponding groups <u>H01L 21/28512</u> - <u>H01L 21/2885</u> should also be assigned.

# H01L 21/76844

#### {Bottomless liners}


#### **Definition statement**

This place covers:

At least one of the conductive thin films in the opening does not cover the bottom of the opening in its entirety, i.e. even when the thin film is removed from only a part of the bottom of the openings.


#### Examples:

a set of conductive barrier layers is deposited over the sidewalls of a porous dielectric and subsequently removed from the via floor by sputtering:




US6528409

Barrier layers covering only part of the sidewalls:



US2006246699

Multiple liner layers (30, 31, 33, 35) are deposited in a via of which only the outermost layers (30, 31) are removed from the via bottom:



US6555461

# H01L 21/76846

# {Layer combinations}

#### **Definition statement**

This place covers:

Layer combinations, i.e. arrangements of more than one layer, in the openings, e.g. combinations of particular materials other than the "standard" barrier combinations Ti/TiN, TaN/Ta or W/WN.

Superlattices comprising a multitude of layers comprising "standard" materials (Ti/TiN, TaN/Ta or W/WN), e.g. a TaN/Ta/TaN/Ta... superlattice.

Graded layers, e.g. a stack of infinitely thin multiple layers with varying composition.


Conductive thin film having a graded composition

Layer combinations formed on top of an inlaid conductor

In these cases the thin film is still considered as being formed "in an opening of a dielectric", see the further explanation and example (i) under point 1.4 below).


#### Examples:

43 is a TaN layer, 44 is a TaN layer having a graded content of N, 45 is an alpha-Ta layer:




US7033940

TaN/W/TaN/W/... nanolaminates, fabricated by ALD:




US2006079090

#### TaN/Ta/TaN/Ta stack:



US2005255691

Different barrier materials on the sidewalls and on the bottom of the via hole ( $\alpha$ -phase Ta layer 24 is provided on the via bottom, while the sidewalls are covered with a  $\beta$ -phase Ta layer 29):



US 2004131878

# H01L 21/76847

# {the layer being positioned within the main fill metal}

# **Definition statement**


This place covers:

Conductive thin film formed within the "main" conductor filling the opening or where the opening is filled by a sequence of thin films. It is important, however, that said thin film does not comprise the same material as the main fill material.

# Examples:


**Definition statement** 

Barrier layer 54s, 54d separates two layers of fill metal:



US6028362

Trench filled by alternating layers 322, 324, comprising e.g. Co and Ni:



US2006264043

#### References

# Limiting references

This place does not cover:

Multistep plating forming a sequence of thin Cu films	H01L 21/76877
---	---------------

# H01L 21/76849

# {the layer being positioned on top of the main fill metal}

# **Definition statement**

This place covers:


Conductive thin films, e.g. barrier, liner or adhesion layers, formed on top of an inlaid (i.e. damascene) conductor

Manufacture of electroless Co(Ni)WP capping layers on damascene conductors


CuSiN by siliciding and nitriding the surface of a Cu damascene conductor


Examples:

Cap layer 30 (CoWP layer) comprises multiple layers having periodic variations in the concentration of chemical elements:



Electromigration barrier formed by depositing a metal layer 11, diffusing the metal into the underlying conductor and removing the remainder of layer 11:





WO03052798

## H01L 21/7685

{the layer covering a conductive structure (H01L 21/76849 takes precedence)}


## **Definition statement**

This place covers:

Thin functional conductive films covering interconnects not formed in an opening of a dielectric, e.g. on subtractive metal lines, e.g. a Ti/TiN adhesion/barrier stack on AI wiring.

Example:

Formation of a TiN layer (141) on an Al conductor (110). The method of fabrication avoids the formation of an unintentional Ti layer (140):



#### References

## Limiting references

This place does not cover:

Barrier or adhesion layers being positioned on top of the main fill metal,	H01L 21/76849
e.g. thin films formed on top of inlaid conductors	

## H01L 21/76852


## {the layer also covering the sidewalls of the conductive structure}


## **Definition statement**

This place covers:

Barrier, adhesion or other liner layers on the sidewalls or on top and on the sidewalls of a freestanding, e.g. subtractive, interconnect.

## Examples:





US 2006180920

## H01L 21/76853

## {characterized by particular after-treatment steps}

## **Definition statement**

This place covers:

Conductive thin film treated in some way after it has been deposited. The resulting film must still be a conductive film.

## References

#### Informative references

Methods of formation of barrier layers other than PVD, CVD or deposition from a liquids	H01L 21/76867
Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances	H01L 21/76886

## {After-treatment introducing at least one additional element into the layer}


#### **Definition statement**

This place covers:

All methods introducing a new chemical element into the thin film, e.g. the reaction of the layer with the semiconductor substrate to form a silicide.

#### Example:

a titanium layer (black circles in the figure below) is deposited on the sidewalls of a dielectric layer, the Ti layer reacts with the oxygen (cross-hatched circles) contained in the dielectric during a later thermal step:



US2006214305

## H01L 21/76856

# {by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner}


#### **Definition statement**

This place covers:

Contacting the thin film with a gas or a plasma so as to modify the composition of the layer, e.g. plasma nitriding.


#### Examples:

Refractive metal cap layer 303 is plasma nitrided to form a refractive metal nitride layer 305:



US6844258

Ru barrier layer 650b and a seed layer 666 are deposited in a trench, the seed layer is partially oxidized by exposing it to an oxidizing ambient. The oxide layer 667 serves as a protective layer and is dissolved when contacted with a plating bath:



US2006223310

## H01L 21/76858

## {by diffusing alloying elements}


#### **Definition statement**

#### This place covers:

Introducing alloying elements, i.e. metallic elements, by diffusion into or reaction with pre-fabricated conductive thin film into.

#### Examples:


A barrier layer, an adhesion layer (Ti), a seed layer and a Cu fill are formed in a dual damascene opening; after planarisation, a thermal treatment is carried out to react the adhesion layer with the Cu thereby forming an interface layer having a graded Cu content:



US2006154465

**Definition statement** 

Conductive thin film 608 (Ca film) is formed over an inlaid Cu line (601) and heat treatment is performed to diffuse Cu from the line into the Ca layer thereby forming a CuCa capping layer (606). The unreacted material of layer 608 is subsequently removed:



#### References

#### Limiting references

This place does not cover:

Layers itself being fabricated by the diffusion of alloying elements	H01L 21/76867
, , , , , , , , , , , , , , , , , , , ,	

## Special rules of classification

Diffusion is a bi-directional process, i.e. there can be cases where it cannot be unambiguously determined whether the final layer is the result of diffusing elements into the layer (which would constitute an example for the present class) or if the final film is the result of diffusing elements out of an original thin film, e.g. into the bulk conductor (this would pertain to <a href="https://doi.org/10.21/76867">HO1L 21/76867</a>, see the examples given there). In such cases both classes <a href="https://doi.org/10.21/76867">HO1L 21/76867</a> and <a href="https://doi.org/10.21/76867">HO1L 21/76867</a> should be assigned.

## H01L 21/76859

#### {by ion implantation}


#### **Definition statement**

This place covers:


Implantation methods, i.e. methods allowing for precise control of the energy of the implanted ions as well as of the implantation depth.

Examples:

Sn ions are implanted into barrier layer (440) in order to render the barrier amorphous and to introduce dopants having favourable electromigration properties:



the surface of a CoWP capping layer (34) is nitrided by N2 ion implantation:



US2006175708

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Implantation in semiconductors	H01L 21/265
implantation in insulating layers	H01L 21/3105 or H01L 21/3115

## H01L 21/76861

# {Post-treatment or after-treatment not introducing additional chemical elements into the layer}

## **Definition statement**


This place covers:

Methods for removing contaminants, e.g. oxides, from thin functional conductive films.

Methods for transforming their grain structure.

Example:

Oxides and other contaminants of a Cu seed layer (144) are removed by a wet-chemical treatment:



US2005245072

## H01L 21/76862

# {Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation}


### **Definition statement**

This place covers:

Contacting the film with plasmas or particles, e.g. high energy photons, while not introducing a new element into the film, e.g. treatment by UV irradiation for the removal of oxides.

#### Examples:


Barrier layer (Ti/TiN layer 118) is plasma treated to roughen the surface of the layer in the region 120. As a result, the number of nucleation sites is increased which slows down the growth of W layer 124:



US2005014358

Barrier layer (52) is subjected to a two-step redistribution process, i.e. overhanging portions (60) are removed and redistributed to reinforce sidewall regions (32, 34) where the PVD barrier is not

thick enough. In a first step, this redistribution is achieved by bombardment with Ar and Ta ions with simultaneous deposition of Ta, in the second step, only Ar is used for material redistribution:



US2005260851

## H01L 21/76864

### {Thermal treatment}


#### **Definition statement**

This place covers:

Thermal treatment of thin functional films not introducing additional elements into the film, e.g. plasma annealing


#### Examples:

a Cu seed layer (228) is locally heat treated in order to induce grain growth in the seed layer:



US2006223311

a Ru barrier/seed layer (108) is annealed after deposition to remove oxides or other contaminants prior to plating:



US2005274622

#### References

## Limiting references

This place does not cover:

Film stacks, e.g. Ti/TiN and W, TaN/Ta and Cu, subjected to annealing	H01L 21/76877
after filling the contact hole	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Seed layers treated by an annealing step	H01L 21/76873

#### Special rules of classification

"Plasma annealing" should be classified here and in H01L 21/76862.

Note that for assigning this group symbol it is important that it is the thin film per se which is subjected to the thermal treatment. Thermal treatment of the main conductor is classified in <u>H01L 21/76838</u> or, if the main conductor is formed in an opening in a dielectric, in <u>H01L 21/76883</u>.

Thermal treatments for driving an alloying element into the thin metal film are not classified here but in H01L 21/76858.

## H01L 21/76865

{Selective removal of parts of the layer (H01L 21/76844 takes precedence)}


#### **Definition statement**

This place covers:

Removal of overhanging or "necking" portions of conductive thin films at the upper regions of via holes, or all cases where sputter etching and sputter deposition are carried out simultaneously.


#### Examples:

Seed layer (10) is removed so as to provide a base layer for selective filling of the dual damascene trench;




US2006094220

Overhanging portions of a barrier layer 308 and/or a Cu seed layer (310) are removed and redistributed by gas cluster ion beam (GCIB) processing:



WO2004044954

Capping layer (106) on an underlying conductor (105) is partially etched off by sputtering; the sputtered material of barrier (106) is redistributed on the via sidewalls to form a bottomless first barrier:



US2006264030

## References

## Limiting references

This place does not cover:

Forming a bottomless barrier	H01L 21/76844
------------------------------	---------------

#### Informative references

Selective removal of a seed layer for electroplating	H01L 21/76873
--	---------------

{characterized by methods of formation other than PVD, CVD or deposition from a liquids (PVD H01L 21/2855; CVD H01L 21/28556; deposition from liquids H01L 21/288)}

#### **Definition statement**


#### This place covers:

Formation of a functional conductive thin film, e.g. barrier, liner, adhesion or seed layers, by diffusing alloying elements such that they segregate at the surfaces of a conductor.

Diffusion of material from an initial thin film into a surface portion of the conductor, optionally followed by the removal of said initial thin film.


#### Examples:

A layer stack comprising a first barrier layer (6) and a metal layer (Hf, Zr, or Ti) suitable for forming an intermetallic compound with Cu is deposited in a dual damascene trench. A heat treatment forms layer (10b) comprising a compound of Cu and Hf, Zr, or Ti, while at the same time another compound layer (10a) is formed within the main conductor by diffusion of Hf, Zr, or Ti:




EP0881673

Barrier layer sections 6a, 6b are formed by diffusing material of the barrier layer 510 into the porous dielectric 2:



US2006154464

Al from Al layer 22 is diffused into inlaid Cu in order to form a CuAl electromigration barrier 12; the remaining unreacted Al layer is removed:



## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

PVD	H01L 21/2855
CVD	H01L 21/28556
Deposition from liquids	H01L 21/288

## H01L 21/76868

# {Forming or treating discontinuous thin films, e.g. repair, enhancement or reinforcement of discontinuous thin films}


#### **Definition statement**

This place covers:

Methods specially adapted for either forming a discontinuous thin functional conductive film or for treating a discontinuous film so as to make it continuous, e.g. repair of seed layers.

#### Example:

Ti layer 126 is formed only incompletely on the sidewalls of contact hole 124; the TiSix layer 132 repairs the discontinuities in layer 126:



## {Thin films associated with contacts of capacitors}


#### **Definition statement**

This place covers:

Thin conductive films formed in conjunction with the manufacture of contacts for capacitors

#### Example:

Formation of the barrier layer (13e):



US5699291

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Capacitor electrodes themselves	H01L 28/60
---------------------------------	------------

## Special rules of classification

This group is intended to sort of "filter out" all documents related to capacitor contacts providing a solution to the very specific problems encountered during the manufacture of capacitors. The groups H01L 21/76843, H01L 21/7685, H01L 21/76853, H01L 21/76867 should also be given, provided "interesting" aspects which might also be of importance in the context of more conventional barriers are disclosed.

## H01L 21/76871

{Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers}

#### **Definition statement**

This place covers:

Formation of seed, wetting, nucleation or catalyst layers.

#### Special rules of classification

Whenever any one of the structural aspects covered by <u>H01L 21/76843</u> or <u>H01L 21/7685</u> applies the corresponding group symbol should be given in addition to the seed layer groups with the only

Special rules of classification

exception that "layer combinations", i.e. structures containing stacks of seed layers, are not classified in <u>H01L 21/76846</u>.

Whenever any one of the after-treatment or manufacturing aspects covered by <u>H01L 21/76853</u>, <u>H01L 21/76867</u> or <u>H01L 21/76868</u> applies the corresponding group should also be given.

Documents related to seed layers are classified in the head group <u>H01L 21/76871</u> only if it is not clear which deposition method is envisaged or if the corresponding seed layer is suitable for all three of the deposition methods listed below.

## H01L 21/76874

## {for electroless plating}


### **Definition statement**

This place covers:


Seed layers specifically adapted for facilitating the deposition of conductive films by electroless plating

#### Examples:

Formation of a Pd catalyst layer for electroless CoWP deposition on top of an inlaid Cu interconnect:



Formation of a Pd catalyst layer for electroless Cu plating (The Pd seed is formed by plasma-immersion ion implantation into a TaN barrier layer):



US2006040065

## H01L 21/76879

{by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating (plating on semiconductors in general H01L 21/288)}

#### **Definition statement**

This place covers:

Methods for selectively filling of vias or trenches in a dielectric layer with a conductive material, e.g. bottom up fill of a damascene opening not leading to a metal overburden on the field regions surrounding the opening.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Plating on semiconductors in general	H01L 21/288
--------------------------------------	-------------

## Special rules of classification

If the deposition method is disclosed in some detail and includes one or more of PVD, CVD, ALD or liquid deposition, the corresponding group symbol <u>H01L 21/2855</u>, <u>H01L 21/28556</u>, <u>H01L 21/2885</u>, <u>H01L 21/2885</u> should also be assigned.

# {by deposition over sacrificial masking layer, e.g. lift-off (lift-off per se $\frac{101L}{21/0272}$ )}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Lift-off of resists	H01L 21/0272
Lift-off of other layers	H01L 21/0331

## H01L 21/76883

## {Post-treatment or after-treatment of the conductive material}

#### **Definition statement**

This place covers:

After-treatment for improving or modifying the result of the process of filling an opening in a dielectric layer, e.g. a via hole or a damascene trench, with conductive material. Thermal treatments before or after polishing, e.g. to induce grain growth, removal of metal residues, plasma cleaning

#### References

#### Limiting references

This place does not cover:

Plasma treatment specifically adapted for forming a thin layer on the surface of the conductor	H01L 21/76849, H01L 21/76886
Reflowing the conductor or applying pressure so as to better fill the opening	H01L 21/76882
Oxidation or otherwise rendering (parts of) the conductor non-conductive	H01L 21/76888

#### Special rules of classification

The after-treatment is part of a multi-step process for forming a conductor in an opening in a dielectric. Cleaning of conductors per se is classified in <u>H01L 21/02068</u> - <u>H01L 21/02074</u>.

## H01L 21/76885

# {By forming conductive members before deposition of protective insulating material, e.g. pillars, studs}

#### **Definition statement**

This place covers:

Conductors formed by through-mask plating

#### References

#### Limiting references

This place does not cover:

Formation of pillars, studs, bumps etc. for connecting the semiconductor	H01L 24/00
substrate to other substrates	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Doping	H01L 21/265, H01L 21/38
Dobing	110 TL 2 1/203, 110 TL 2 1/30

## H01L 21/76886

{Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances}

### **Definition statement**

This place covers:

Methods in which the properties of an otherwise completed conductive member of an interconnect, i.e. the main conductor, are modified, e.g. by introducing dopants into the conductor, alloying the main conductor with another metal

#### References

### Limiting references

This place does not cover:

Smoothing; Planarisation	H01L 21/7684
· · · · · · · · · · · · · · · · · · ·	<u>H01L 21/76855</u> - <u>H01L 21/76864</u>
Processes for fabricating fuses and anti-fuses are classified with the fuses and anti-fuses in	H01L 23/525

#### H01L 21/76897

{Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step (self-aligned silicidation on field effect transistors H01L 29/665)}

#### References

#### Informative references

Self aligned silicidation on field effect transistors	H01L 29/66583
To many not omercanon on nota one or mane or or	


## {formed through a semiconductor substrate}

## **Definition statement**

This place covers:

Establishing a conductive path extending through the substrate from the top surface to the bottom surface, e.g. through-silicon vias

## Example



EP2426710A2

Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate (electrically programmable read-only memories or multistep manufacturing processes therefor H10B 69/00)

#### **Definition statement**

This place covers:

In the group range <u>H01L 21/77</u> - <u>H01L 21/86</u> are classified processes for integration a plurality of solid state components formed in or on a common substrate, with

- H01L 21/77 and H01L 2021/775 covering the manufacturing of devices consisting of a plurality
  of solid state components formed or assembles ON a common substrate, e.g. integrated circuits
  formed of a plurality of chips on a host substrate, and
- H01L 21/82 H01L 21/86 covering the manufacturing of devices consisting of a plurality of solid state components formed IN a common substrate, e.g. integrated circuits formed of a single chip, and
- H01L 21/78 H01L 21/786 being reserved to processes for the division of a substrate into a plurality of individual devices.

#### References

## Limiting references

This place does not cover:

Integration processes for the manufacture of devices of the type classified in H01L 27/14, H01L 27/15, H10N 19/00, H10N 39/00, H10N 59/00, H10N 79/00, H10N 89/00, H10K 19/00, H10K 39/00, H10K 59/00 and H10K 65/00	H01L 27/14, H01L 27/15, H10N 19/00, H10N 39/00, H10N 59/00, H10N 79/00, H10N 89/00, H10K 19/00, H10K 39/00, H10K 59/00 and H10K 65/00
Multistep methods for manufacturing random access memories [RAM] structures	H10B 12/01

#### Informative references

Devices comprising components using organic materials as active part	H01L 21/28
Devices sensitive to light	H01L 27/14
Devices adapted to emit light	H01L 27/15
Devices comprising components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier	H10B 63/00
Components specially adapted for sensing light, electromagnetic or corpuscular radiation, or specially adapted for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation	<u>H10K 39/00</u> – <u>H10K 39/36</u> , <u>H10K 65/00</u>
Devices with components specially adapted for light emission	H10K 59/00
Devices comprising thermo-electric components	H10N 19/00
Devices comprising piezoelectric, electro-strictive or magneto-strictive components	H10N 39/00

Devices comprising magneto-galvanic devices, e.g. Hall effect devices, MRAM	H10N 59/00
Devices comprising superconductive components	H10N 69/00
Devices including bulk negative resistance effects, like Gunn devices	H10N 89/00

## Special rules of classification

Integration processes for the manufacture of devices of the type classified in  $\underline{\text{H01L 27/14}}$ ,  $\underline{\text{H01L 27/15}}$ ,  $\underline{\text{H10N 19/00}}$ ,  $\underline{\text{H10N 39/00}}$ ,  $\underline{\text{H10N 59/00}}$ ,  $\underline{\text{H10N 79/00}}$ ,  $\underline{\text{H10N 89/00}}$ ,  $\underline{\text{H10K 19/00}}$ ,  $\underline{\text{H10K 59/00}}$  and  $\underline{\text{H10K 65/00}}$  are not classified in this group and its sub-groups. Instead, as they are peculiar to said devices, they are classified together with the devices.

Multistep processes for manufacturing memory structures in general using field effect technology are covered by <u>H10B 99/00</u>;

Multistep processes for manufacturing dynamic random access memory structures are covered by H10B 12/01;

Multistep processes for manufacturing static random access memory structures are covered by H10B 10/00;

Multistep processes for manufacturing read-only memory structures are covered by H10B 20/00;

Multistep processes for manufacturing electrically programmable read-only memory structures are covered by  $\frac{\text{H}10B \ 69/00}{\text{H}10B \ 69/00}$ 

#### H01L 2021/775

# {comprising a plurality of TFTs on a non-semiconducting substrate, e.g. driving circuits for AMLCDs}

#### **Definition statement**

This place covers:

Multistep processes for the fabrication of devices comprising a plurality of TFT on an insulating substrate, e.g. for driving LCD displays.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Recrystallization of amorphous or polycrystalline semiconductor layers	H01L 21/02667
LCD displays per se	G02F 1/1362.

## Special rules of classification

If a single step among the multistep sequence appears to be particular it should be given a group symbol in the corresponding single step group.

with subsequent division of the substrate into plural individual devices (cutting to change the surface-physical characteristics or shape of semiconductor bodies H01L 21/304)

#### **Definition statement**

This place covers:

Multistep processes for singulating devices.

#### References

#### Limiting references

This place does not cover:

Devices sensitive to light	H01L 31/00
Light emitting devices	H01L 33/00

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Single mechanical steps like cutting semiconductors	H01L 21/304
Laser dicing	B23K 26/00
Single mechanical steps of grinding, lapping and polishing in general	<u>B24B</u>
Fine working of crystals, e.g. semiconductors	B28D 5/00

## H01L 21/7806

#### {involving the separation of the active layers from a substrate}

#### **Definition statement**

This place covers:

Separation of layers comprising active devices from the substrate, e.g. splitting after Epitaxial Lift-Off

#### **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

ELO	Epitaxial Lift-Off
	Epitaxiai Eiit Oii

#### H01L 21/786

the substrate being other than a semiconductor body, e.g. insulating body

#### **Definition statement**

This place covers:

Division of the substrate into individual components where the process is peculiar to the insulating body or substrate.

# to produce devices, e.g. integrated circuits, each consisting of a plurality of components

#### **Definition statement**

This place covers:

Multistep processes of integration of devices consisting of a plurality of solid state components formed IN a common substrate, i.e. integrated circuits formed of a single chip.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Integrated circuits	H01L 27/00
---------------------	------------

## Special rules of classification

Within the group range H01L 21/82 - H01L 21/86, a particular aspect linked to the fabrication of several components must appear. When the multistep processes do not show specific aspects linked to the fabrication of several components, e.g. when the integrated circuit is only constituted of a multiplicity of an identical device without further specification, then the process may only be classified with the multistep process for fabrication of this device, e.g. in H01L 29/00. Thus, the mere mention of the fabrication of an integrated circuit, when the fabrication of a device is disclosed, does not require a group symbol in H01L 21/82.

When the fabrication process is specified or peculiar to an electric circuit, only a group symbol in H01L 27/00 is given.

Combination of field effect devices and passive devices is classified in H01L 27/00.

### H01L 21/8221

## {Three dimensional integrated circuits stacked in different levels}

#### **Definition statement**

This place covers:

Three dimensional integrated circuits in a common substrate

#### References

#### Limiting references

This place does not cover:

The fabrication of three-dimensional integrated devices by assembling	H01L 25/00
different devices or substrates	

{with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface (with a current flow parallel to the substrate surface H01L 21/823431)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

With a current flow parallel to the substrate surface	H01L 21/823431
---	----------------

#### H01L 21/823885

{with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface (with a current flow parallel to the substrate surface H01L 21/823821)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

With a current flow parallel to the substrate surface	H01L 21/823821
---	----------------

### H01L 22/00

{Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor}

#### **Definition statement**

This place covers:

Application of testing and/or measuring procedures during the manufacturing processes of devices as defined under <u>H01L 21/00</u>, with the aim to

- detect defects, repair defects, sort defective devices / wafers
- control the semiconductor device fabrication process,
- with or without corrective action on the process,

which are specific to semiconductor device fabrication, e.g. end point determination.

Covers the measuring of a single parameter or variable

#### Relationships with other classification places

Processes which are not specific to semiconductor device fabrication or processes, where the semiconductor devices are included in a larger system, are typically not classified in <u>H01L 22/00</u>, but are classified in the relevant place for the processes or testing in general, e.g. <u>G01N</u> or <u>G01R</u>.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Detecting parts, counting parts, handling parts	H01L 21/67
Marks on wafers, test patterns on wafers	H01L 23/544
Means for detecting end-point in lapping or polishing machines	B24B 37/013
Analysing materials by determining their chemical or physical properties	<u>G01N</u>
Optical characterization of semiconductors	G01N 21/9501
Measuring electrical or magnetic variables	<u>G01R</u>
Multiple probes for testing, e.g. probe cards	G01R 1/073
Testing of individual devices, including on wafers, after manufacture	G01R 31/26
Testing of integrated circuits, including on wafers, after manufacture	G01R 31/28
Contactless testing of integrated circuits	G01R 31/302
Testing and controlling photoresist and lithographic patterns	G03F 7/70633
Multiple probes for testing, e.g. probe cards	G05B 19/418
Inspection of images, flaw detection	G06T 7/0002
Testing storing means, like memories, including repair	G11C 29/00
Measuring and control of plasma parameters	H01J 37/00, G01N
Controlling gas-filled discharge tubes, e.g. plasma machines, by information coming from substrate; end-point detection	H01J 37/32963
Testing of photovoltaic systems	H02S 50/00

## H01L 22/10

## {Measuring as part of the manufacturing process (burn-in G01R 31/2855)}

#### **Definition statement**

This place covers:

Methods for measurement of structural or electrical parameters as part of the device manufacturing process.

Measuring as part of the manufacturing process; the parameter may be for example the thickness of layers, refractive index of layers, line width, warp of wafers, bond strength, defect concentration, metallurgic parameters, diffusion depth, dopant concentration.

## Relationships with other classification places

Measurement of parameters wherein the fabrication of semiconductor devices is not particularly relevant to the invention, or wherein the measurement of the parameter could equally be applied to the fabrication of other products than semiconductor products are typically not classified.

#### References

#### Limiting references

This place does not cover:

Procedures, i.e. sequence of activities consisting of a plurality of	H01L 22/20
measurement and correction, marking or sorting steps	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Measurement of parameters which is not part of the device fabrication processMeasurement of parameters wherein the fabrication of semiconductor devices is not particularly relevant to the invention, and wherein the measurement of the parameter could equally be applied to the fabrication of other products than semiconductor devices	G01N or G01R.
Burn-in	G01R 31/2855

## Special rules of classification

In <u>H01L 22/00</u>, the method for measuring a parameter is classified in <u>H01L 22/20</u> as soon as it is part of a testing or controlling procedure.

#### H01L 22/12

{for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions (electrical measurement of diffusions H01L 22/14)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Electrical measurement of diffusion regions	H01L 22/14
---	------------

## H01L 22/20

{Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps}

#### **Definition statement**

This place covers:

Multi-step processes comprising at least a measuring step followed by a correcting, marking or sorting step.

### References

#### Limiting references

This place does not cover:

Semiconductor factory control	<u>G05B 19/418</u>
-------------------------------	--------------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Procedures applied to semiconductor fabrication but wherein the	<u>G01N</u> or <u>G01R</u> .
fabrication of semiconductor devices is not particularly relevant to the	
invention and wherein the procedure could equally be applied to the	
fabrication of products other than semiconductor devices are typically	
classified in	

## H01L 22/24

{Optical enhancement of defects or not directly visible states, e.g. selective electrolytic deposition, bubbles in liquids, light emission, colour change (voltage contrast G01R 31/311)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Voltage contrast	<u>G01R 31/311</u>
------------------	--------------------

## H01L 22/26

{Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement (endpoint detection arrangements in CMP apparatus <u>B24B 37/013</u>, in discharge apparatus <u>H01J 37/32</u>)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

methods for plasma etching end point control	H01J 37/32

#### Special rules of classification

End point process detection, when it is exclusively based on the use of a machine which has been designed for that purpose, need not to be classified in <u>H01L 22/00</u>.

#### H01L 22/34

{Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line (switching, multiplexing, gating devices G01R 19/25; process control with lithography, e.g. dose control, G03F 7/20; structures for alignment control by optical means G03F 7/70633)}

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Process control influencing process steps in general, e.g. CD correction by etch or diffusion	H01L 22/20
Switching, multiplexing, gating devices	G01R 19/25
Process control with lithography, e.g. dose control	G03F 7/20
Structures for alignment control by optical means	G03F 9/7073

#### H01L 23/00

Details of semiconductor or other solid state devices (H01L 25/00 takes precedence {; structural arrangements for testing or measuring during manufacture or treatment, or for reliability measurements H01L 22/00; arrangements for connecting or disconnecting semiconductor or solid-state bodies, or methods related thereto H01L 24/00; finger print sensors G06V 40/12})

#### **Definition statement**

This place covers:

- Details of semiconductor or other solid state devices including
- Structural arrangements for protection of semiconductor or other solid state devices against mechanical damage or moisture
- · Containers or seals
- Mountings
- Fillings or auxiliary members in containers of encapsulations
- Encapsulations
- Holders for supporting the complete device in operation
- · Arrangements for cooling, heating, ventilating or temperature compensation
- Arrangements for conducting electric current to or from the solid state body in operation
- Arrangements for conducting electric current within the solid state body in operation
- Marks applied to semiconductor or other solid state devices
- Protection against radiation of semiconductor or other solid state devices
- Structural electrical arrangements for semiconductor or other solid state devices not otherwise provided for

## References

## Limiting references

This place does not cover:

Arrangements for connecting or disconnecting semiconductor or solid- state bodies, and methods related thereto	H01L 24/00
Assemblies consisting of a plurality of individual semiconductor or other solid state devices	H01L 25/00
Details of semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier	H01L 29/00
Details peculiar to semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation	H01L 31/00
Details peculiar to semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission	H01L 33/00
Microstructural devices or systems, e.g. micromechanical devices	<u>B81B</u>
Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part	H10K 99/00
Details peculiar to thermo-electric devices comprising a junction of dissimilar materials	H10N 10/00
Details peculiar to thermoelectric devices without a junction of dissimilar materials	H10N 15/00
Details peculiar to piezoelectric devices; electrostrictive devices; magnetostrictive devices	H10N 30/00
Details peculiar to devices using galvano-magnetic or similar magnetic effects	H10N 50/00
Details peculiar to devices using superconductivity	H10N 60/00
Details peculiar to solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier	H10N 70/00
Details peculiar to bulk negative resistance effect devices	H10N 80/00
Details peculiar to solid state devices not provided for in groups H01L 27/00 – H01L 33/00, H10B 10/00 – H10B 53/00, H10B 69/00, H10K 10/00, H10K 30/00, H10K 50/00, H10K 71/00, H10K 77/00, H10K 85/00 and H10K 99/00 and not provided for in any other subclass	H10N 99/00

## Informative references

Shape of semiconductor body	H01L 29/0657
Device electrodes	H01L 29/40
Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating	B23K 20/00
Laser working of semiconductors	B23K 26/0006, B23K 2101/40, B23K 2103/56

Rods, electrodes, materials, or media, for use in soldering, welding, or cutting	B23K 35/00
Injection moulding of electrical components	B29C 45/14639
Optical interconnections, e.g. light guides	G02B 6/00
Photolithography	G03F 7/00
Record carriers for use with machines and containing semiconductor elements (credit cards, id cards)	G06K 19/067
Structure or manufacture of flux-sensitive heads using magneto-resistive devices or effects	G11B 5/39
Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor	G11C 11/00
Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current connectors or for joining electric conductors (soldering / welding)	H01R 43/00

## Special rules of classification

The use of Indexing Codes of the indexing scheme <u>H01L 23/00</u> - <u>H01L 23/66</u> is mandatory for additional information.

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Parts	All structural units which are included in a complete device
Container	Enclosure forming part of the complete device and is essentially a solid construction in which the body of the device is placed, or which is formed around the body without forming an intimate layer thereon. Generally comprises a base, a lid and leads for electrical connection
Encapsulation	Enclosure which consists of one or more layers formed on the body and in intimate contact therewith

## H01L 23/02

Containers; Seals (H01L 23/12, H01L 23/34, H01L 23/48, H01L 23/552, {H01L 23/66} take precedence; {for memories G11C})

#### References

## Limiting references

This place does not cover:

Mountings	H01L 23/12
Arrangements for cooling, heating, ventilating or temperature compensation	H01L 23/34
Arrangements for conducting electric current to or from the solid state body in operation	H01L 23/48
Protection against radiation	H01L 23/552
High-frequency adaptations	H01L 23/66

Limiting references

Containers for imagers, i.e. semiconductor components sensitive to	H01L 27/14618
radiation	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Housings for MEMs	B81B 7/0032
Housings for sensors in general	G01D 11/24
Housings for acceleration sensors	G01P 15/0802
Housings for computers	G06F 1/16
Housings for record carriers, e.g. memory cards	G06K 19/077
Housings for memories	G11C 5/04

## H01L 23/055

the leads having a passage through the base {(H01L 23/057 takes precedence)}

#### References

#### Limiting references

This place does not cover:

The leads being parallel to the base	H01L 23/057

## H01L 23/12

## Mountings, e.g. non-detachable insulating substrates

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Chip carriers per se	H01L 23/498
Multi-chip modules in general	H01L 25/00
Printed circuit boards	H05K 1/00

## H01L 23/147

# {Semiconductor insulating substrates (semiconductor conductive substrates H01L 23/4926)}

#### References

#### Informative references

Semiconductor conductive substrates	H01L 23/4926
	1

Fillings or auxiliary members in containers (or encapsulations), e.g. centering rings (H01L 23/42, H01L 23/552 take precedence)

#### **Definition statement**

This place covers:

Additional parts and fillings within container or encapsulation, e.g. stiffeners, spacing layers.

#### References

## Limiting references

This place does not cover:

Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling	H01L 23/42
Protection against radiation	H01L 23/552

## H01L 23/20

## gaseous at the normal operating temperature of the device

## References

#### Limiting references

This place does not cover:

Materials for absorbing or reacting with moisture or other undesired	H01L 23/26
substances	

## H01L 23/22

## liquid at the normal operating temperature of the device

#### References

#### Limiting references

This place does not cover:

Materials for absorbing or reacting with moisture or other undesired	H01L 23/26
substances	

solid or gel at the normal operating temperature of the device {(H01L 23/3135 takes precedence)}

#### References

#### Limiting references

This place does not cover:

Materials for absorbing or reacting with moisture or other undesired substances	H01L 23/26
Double encapsulation or coating and encapsulation	H01L 23/3135

## H01L 23/28

Encapsulations, e.g. encapsulating layers, coatings, {e.g. for protection} ( $\frac{\text{H01L } 23/552}{\text{takes precedence}}$ ; {insulating layers for contacts or interconnections  $\frac{\text{H01L } 23/5329}{\text{H01L } 23/5329}$ })

#### References

## Limiting references

This place does not cover:

Protection against radiation	H01L 23/552
ŭ	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Insulating layers for contacts or interconnections	H01L 23/5329
--	--------------

## H01L 23/295

{containing a filler (H01L 23/296 takes precedence)}

#### References

#### Limiting references

This place does not cover:

Organo-silicon compounds	H01L 23/296
--------------------------	-------------

# {Partial encapsulation or coating (mask layer used as insulation layer H01L 21/31)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Mask layer used as insulation layer	H01L 21/31
	1

## H01L 23/3178

## {Coating or filling in grooves made in the semiconductor body}

#### References

#### Limiting references

This place does not cover:

Fillings of grooves in memory cells (e.g. capacitors of RAMs)	H10B 12/00	
---	------------	--

## H01L 23/32

Holders for supporting the complete device in operation, i.e. detachable fixtures (H01L 23/40 takes precedence)

#### References

#### Limiting references

This place does not cover:

Mountings or securing means for detachable cooling or heating	H01L 23/40
arrangements	

#### Informative references

Connectors, e.g. sockets, in general	<u>H01R</u>
For printed circuits	<u>H05K</u>

Arrangements for cooling, heating, ventilating or temperature compensation {; Temperature sensing arrangements (thermal treatment apparatus <u>H01L 21/00</u>)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Thermal treatment apparatus	H01L 21/67098
Temperature control of computers	G06F 1/20
Thermal control of PCBs	H05K 1/0201

## H01L 23/36

Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks {(H01L 23/28, H01L 23/40, H01L 23/42, H01L 23/44, H01L 23/46 take precedence; heating H01L 23/345)}

#### References

#### Limiting references

This place does not cover:

Encapsulations	H01L 23/28
Mountings or securing means for detachable cooling or heating arrangements	H01L 23/40
Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling	H01L 23/42
The complete device being wholly immersed in a fluid other than air	H01L 23/44
Involving the transfer of heat by flowing fluids	H01L 23/46

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements for heating	H01L 23/345
/ transferrence for ricating	11012 20/010

#### H01L 23/367

Cooling facilitated by shape of device {(<u>H01L 23/38</u>, <u>H01L 23/40</u>, <u>H01L 23/42</u>, <u>H01L 23/44</u>, <u>H01L 23/46</u> take precedence)}

#### References

## Limiting references

This place does not cover:

Cooling arrangements using the Peltier effect	H01L 23/38

Limiting references

Mountings or securing means for detachable cooling or heating arrangements	H01L 23/40
Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling	H01L 23/42
Cooling arrangements with the complete device being wholly immersed in a fluid other than air	H01L 23/44
Cooling arrangements involving the transfer of heat by flowing fluids	H01L 23/46

## H01L 23/3672

{Foil-like cooling fins or heat sinks (being part of lead-frames H01L 23/49568)}

## References

## Limiting references

This place does not cover:

Heat sinks being part of lead-frames	H01L 23/49568
--------------------------------------	---------------

## H01L 23/3731

{Ceramic materials or glass (<u>H01L 23/3732</u>, <u>H01L 23/3733</u>, <u>H01L 23/3735</u>, <u>H01L 23/3738</u> take precedence)}

#### References

## Limiting references

This place does not cover:

Cooling facilitated by selection of materials: diamonds	H01L 23/3732
Cooling facilitated by selection of materials: having a heterogeneous or anisotropic structure	H01L 23/3733
Cooling facilitated by selection of materials: laminates or multilayers	H01L 23/3735
Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler	H01L 23/3737
Cooling facilitated by selection of materials: semiconductor materials	H01L 23/3738

## H01L 23/3732

## {Diamonds}

### References

## Informative references

Diamond per se	C30B 29/04

{having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures (H01L 23/3732, H01L 23/3737 take precedence)}

#### References

## Limiting references

This place does not cover:

Cooling facilitated by selection of materials: diamonds	H01L 23/3732
Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler	H01L 23/3737

## H01L 23/3736

{Metallic materials (<u>H01L 23/3732</u>, <u>H01L 23/3733</u>, <u>H01L 23/3735</u>, <u>H01L 23/3735</u>, <u>H01L 23/3738</u> take precedence)}

#### References

## Limiting references

This place does not cover:

Cooling facilitated by selection of materials: diamonds	H01L 23/3732
Cooling facilitated by selection of materials: having a heterogeneous or anisotropic structure	H01L 23/3733
Cooling facilitated by selection of materials: laminates or multilayers	H01L 23/3735
Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler	H01L 23/3737
Cooling facilitated by selection of materials: semiconductor materials	H01L 23/3738

## H01L 23/4012

{for stacked arrangements of a plurality of semiconductor devices (assemblies per se H01L 25/00)}

#### References

#### Informative references

Assemblies consisting of a plurality of individual semiconductor or other	H01L 25/00
solid-state bodies	

# Fillings or auxiliary members in containers (or encapsulations) selected or arranged to facilitate heating or cooling

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Heating	H01L 23/345
Selection of materials for the device	H01L 23/373

## H01L 23/427

# Cooling by change of state, e.g. use of heat pipes {(by liquefied gas H01L 23/445)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cooling by liquefied gas	H01L 23/445
--------------------------	-------------

#### H01L 23/4334

{Auxiliary members in encapsulations (H01L 23/49568 takes precedence)}

#### References

## Limiting references

This place does not cover:

Leadframes specifically adapted to facilitate heat dissipation	H01L 23/49568
Leadinaries specifically adapted to lacilitate fleat dissipation	11012 20/4000

## H01L 23/44

the complete device being wholly immersed in a fluid other than air {(H01L 23/427 takes precedence)}

#### References

#### Limiting references

Cooling by change of state	H01L 23/427

# involving the transfer of heat by flowing fluids (<u>H01L 23/42</u>, <u>H01L 23/44</u> take precedence)

#### References

#### Limiting references

This place does not cover:

Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling	H01L 23/42
Cooling arrangements with the complete device being wholly immersed in a fluid other than air	H01L 23/44

## H01L 23/467

by flowing gases, e.g. air {(H01L 23/473 takes precedence)}

#### References

## Limiting references

This place does not cover:

Cooling involving the transfer of heat by flowing liquids	H01L 23/473
---	-------------

## H01L 23/473

by flowing liquids {(H01L 23/4332, H01L 23/4338 take precedence)}

## References

## Limiting references

This place does not cover:

Auxiliary r	nembers in containers: bellows	H01L 23/4332
Auxiliary r	nembers in containers: pistons	H01L 23/4338

## H01L 23/4735

{Jet impingement (H01L 23/4336 takes precedence)}

## References

## Limiting references

Auxiliary members in containers: in combination with jet impingement	H01L 23/4336
	<u> </u>

Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements {; Selection of materials therefor}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements for connecting or disconnecting semiconductor or other solid-state bodies, and methods related thereto	H01L 24/00
Terminals, leads in general	<u>H01R</u>

## H01L 23/482

consisting of lead-in layers inseparably applied to the semiconductor body {(electrodes H01L 29/40)}

#### References

#### Limiting references

This place does not cover:

Electrodes of semiconductor devices	H01L 29/40
Electrodes of sermiconductor devices	1101E 25/40

## H01L 23/485

consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts {(H01L 23/4821, H01L 23/4822, H01L 23/4824, H01L 23/4825 take precedence; materials H01L 23/532, bond pads H01L 24/02, bump connectors H01L 24/10)}

#### References

#### Limiting references

Lead-in layers inseparably applied to the semiconductor body: bridge structures with air gap	H01L 23/4821
Lead-in layers inseparably applied to the semiconductor body: beam leads	H01L 23/4822
Lead-in layers inseparably applied to the semiconductor body: pads with extended contours	H01L 23/4824
Lead-in layers inseparably applied to the semiconductor body: for devices consisting of semiconductor layers on insulating or semi-insulating substrates	H01L 23/4825
Materials	H01L 23/532
Bond pads	H01L 24/02
Bump connectors	H01L 24/10

# consisting of soldered {or bonded} constructions {(bump connectors H01L 24/01)}

#### References

## Limiting references

This place does not cover:

Bump connectors	H01L 24/01
-----------------	------------

## H01L 23/495

Lead-frames (or other flat leads (H01L 23/498 takes precedence; lead frame interconnections between components H01L 23/52))

#### References

#### Limiting references

This place does not cover:

Leads on insulating substrates	H01L 23/498
--------------------------------	-------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Interconnections between components using lead-frames	H01L 23/52
---	------------

## H01L 23/49506

{an insulative substrate being used as a diepad, e.g. ceramic, plastic (H01L 23/49531 takes precedence)}

## References

#### Limiting references

This place does not cover:

Lead-frames with additional leads being a wiring board	H01L 23/49531

## H01L 23/49544

{Deformation absorbing parts in the lead frame plane, e.g. meanderline shape (H01L 23/49562 takes precedence)}

#### References

#### Limiting references

Lead-frames: geometry for devices being provided for in H01L 29/00	H01L 23/49562
--	---------------

{Cross section geometry (H01L 23/49562 takes precedence)}

#### References

## Limiting references

This place does not cover:

Lead-frames: geometry for devices being provided for in H01L 29/00	H01L 23/49562
--	---------------

## H01L 23/49572

{consisting of thin flexible metallic tape with or without a film carrier (H01L 23/49503 - H01L 23/49568 and H01L 23/49575 - H01L 23/49579 take precedence)}

#### References

#### Limiting references

This place does not cover:

Thin flexible metallic tape with or without a film carrier provided in	H01L 23/49503 -
the context of subject-matter covered by groups H01L 23/49503 -	H01L 23/49568 and;
H01L 23/49568 and H01L 23/49575 - H01L 23/49579	H01L 23/49575 -
	H01L 23/49579

#### H01L 23/498

Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate H01L 23/13)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Shape of the substrate	H01L 23/13
· ·	

## H01L 23/49811

{Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads (H01L 23/49827 takes precedence)}

#### References

## Limiting references

	11041 00/40007
Leads on insulating substrates: via connections through the substrates	H01L 23/49827

# {Multilayer substrates (multilayer metallisation on monolayer substrate H01L 23/498)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

## H01L 23/49827

{Via connections through the substrates, e.g. pins going through the substrate, coaxial cables (H01L 23/49822, H01L 23/49833, H01L 23/4985, H01L 23/49861 take precedence)}

#### References

### Limiting references

This place does not cover:

Leads on insulating substrates: multilayer substrates	H01L 23/49822
Leads on insulating substrates: consisting of a plurality of insulating substrates	H01L 23/49833
Leads on insulating substrates: flexible insulating substrates	H01L 23/4985
Leads on insulating substrates: lead-frames fixed on or encapsulated in insulating substrates	H01L 23/49861

## H01L 23/4985

{Flexible insulating substrates (H01L 23/49572 and H01L 23/49855 take precedence)}

#### References

#### Limiting references

Lead-frames consisting of thin flexible metallic tape with or without a film carrier	H01L 23/49572
Leads on insulating substrates: for flat-cards, e.g. credit cards	H01L 23/49855

{for flat-cards, e.g. credit cards (cards per se G06K 19/00)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cards per se	G06K 19/00

## H01L 23/49861

{Lead-frames fixed on or encapsulated in insulating substrates (H01L 23/4985, H01L 23/49805 take precedence)}

### References

#### Limiting references

This place does not cover:

Leads on insulating substrates: the leads being also applied on the sidewalls or the bottom of the substrate	H01L 23/49805
Leads on insulating substrates: flexible insulating substrates	H01L 23/4985

### H01L 23/49866

{characterised by the materials (materials of the substrates H01L 23/14, of the lead-frames H01L 23/49579)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Materials of the substrates	H01L 23/14
Materials of the lead-frames	H01L 23/49579
Conductive materials for PCBs	H05K/09D

#### H01L 23/49877

{Carbon, e.g. fullerenes (superconducting fullerenes H10N 60/853)}

#### References

#### Informative references

	·
Superconducting fullerenes	H10N 60/853

{the conductive materials containing organic materials or pastes, e.g. for thick films (for printed circuits H05K 1/092)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

For printed circuits	H05K 1/092
----------------------	------------

## H01L 23/50

for integrated circuit devices, {e.g. power bus, number of leads} (H01L 23/482 - H01L 23/498 take precedence)

#### References

#### Limiting references

This place does not cover:

Arrangements for conducting electric current to or from the solid state body in operation: lead-in layers inseparably applied to the semiconductor body	H01L 23/482
Leads on insulating substrates	H01L 23/498

#### H01L 23/5222

{Capacitive arrangements or effects of, or between wiring layers (other capacitive arrangements H01L 23/642)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Other capacitive arrangements	H01L 23/642
-------------------------------	-------------

## H01L 23/5227

{Inductive arrangements or effects of, or between, wiring layers (other inductive arrangements H01L 23/645)}

#### References

#### Informative references

Other inductive arrangements	H01L 23/645
------------------------------	-------------

{Resistive arrangements or effects of, or between, wiring layers (other resistive arrangements H01L 23/647)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Other resistive arrangements	H01L 23/647
------------------------------	-------------

## H01L 23/528

{Geometry or} layout of the interconnection structure { $(\underline{H01L\ 27/0207}\ takes\ precedence;\ algorithms\ \underline{G06F\ 30/00})}$ 

#### References

#### Limiting references

This place does not cover:

Devices consisting of a plurality of semiconductor or other solid state	H01L 27/0207
components formed in or on a common substrate: geometrical layout of	
the components	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Algorithms, e.g. computer aided design of layouts of integrated circuits	G06F 30/00
--	------------

## H01L 23/53209

{based on metals, e.g. alloys, metal silicides (H01L 23/53285 takes precedence)}

#### References

#### Limiting references

Arrangements for conducting electric current within the device in	H01L 23/53285
operation from one component to another: containing superconducting	
materials	

{containing carbon, e.g. fullerenes (superconducting fullerenes H10N 60/853)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Nanosized carbon materials per se	C01B 32/15
Superconducting fullerenes	H10N 60/853

## H01L 23/535

including internal interconnections, e.g. cross-under constructions {(internal lead connections H01L 23/481)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Internal lead connections	H01L 23/481
---------------------------	-------------

## H01L 23/538

the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates ({H05K takes precedence; manufacture or treatment H01L 21/4846} ; mountings per se H01L 23/12; {materials H01L 23/49866})

#### References

#### Limiting references

This place does not cover:

Printed circuits; casings or constructional details of electric apparatus;	H05K
manufacture of assemblages of electrical components	

#### Informative references

Manufacture or treatment	H01L 21/4846
Mountings per se	H01L 23/12
Materials	H01L 23/49866

{Multilayer substrates (H01L 23/5385 takes precedence; multilayer metallisation on monolayer substrates H01L 23/538)}

#### References

#### Limiting references

This place does not cover:

Interconnection structure between a plurality of semiconductor chips	H01L 23/5385
being formed on, or in, insulating substrates: assembly of a plurality of	
insulating substrates	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Multilayer metallisation on monolayer substrates	H01L 23/538
--	-------------

## H01L 23/5384

{Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors (<u>H01L 23/5383</u>, <u>H01L 23/5385</u> take precedence; pins attached to insulating substrates <u>H01L 23/49811</u>)}

#### References

## Limiting references

This place does not cover:

Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: multilayer substrates	H01L 23/5383
Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: assembly of a plurality of insulating substrates	H01L 23/5385

#### Informative references

Pins attached to insulating substrates	H01L 23/49811

## {Flexible insulating substrates (H01L 23/5388 takes precedence)}

#### References

## Limiting references

This place does not cover:

I	nterconnection structure between a plurality of semiconductor chips	H01L 23/5388
k	peing formed on, or in, insulating substrates: for flat cards, e.g. credit	
C	cards	

## H01L 23/5388

{for flat cards, e.g. credit cards (cards per se G06K 19/00)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cards per se	G06K 19/00
Carao por co	<u> </u>

## H01L 23/544


Marks applied to semiconductor devices (or parts), e.g. registration marks, (alignment structures, wafer maps (test patterns for characterising or monitoring manufacturing processes H01L 22/00))

#### **Definition statement**

This place covers:

Marks for identification purposes, including electrical structures used to generate identification information for electrical read out.

Typical views of marks of this type:



#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Marking devices, scribers	B25H 7/04
Marking methods	B41M 5/00
Marks used for overlay monitoring in photolithography	G03F 7/70633
Alignment marks used in photolithographic machines	G03F 9/7073

# H01L 23/552

# Protection against radiation, e.g. light {or electromagnetic waves}

## **Definition statement**

This place covers:

Electromagnetic shielding arrangements; RF interference suppression.

## References

## Informative references

Electrostatic shielding in general	H05F 3/00
Screening of apparatuses or components of PCB	H05K 9/00

Structural electrical arrangements for semiconductor devices not otherwise provided for {, e.g. in combination with batteries (H01L 23/49593, H01L 23/49596 take precedence)}

#### References

#### Limiting references

This place does not cover:

Lead-frames: battery in combination with a lead-frame	H01L 23/49593
Lead-frames: oscillators in combination with a lead-frame	H01L 23/49596

## H01L 23/585

{comprising conductive layers or plates or strips or rods or rings (H01L 23/60, H01L 23/64, H01L 23/64, H01L 23/66 take precedence)}

#### **Definition statement**

This place covers:

Active and passive measures to prevent or detect tampering; reverse engineering protection structures; seal rings, protection against delamination of layers during dicing

#### References

#### Limiting references

This place does not cover:

Protection against electrostatic charges or discharges	H01L 23/60
Protection against overvoltage	H01L 23/62
Impedance arrangements	H01L 23/64
High-frequency adaptations	H01L 23/66

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Secure housings for data carriers (memories)	G06F 21/86
Protective means for data carriers (memories)	G06K 19/073

## H01L 23/60

## Protection against electrostatic charges or discharges, e.g. Faraday shields

#### References

#### Informative references

Protection against electrostatic discharge (ESD) provided in a	H01L 27/0248
semiconductor body	

Informative references

Faraday shields in general	H05F 3/00
----------------------------	-----------

## H01L 23/642

{Capacitive arrangements (<u>H01L 23/49589</u>, <u>H01L 23/645</u>, <u>H01L 23/647</u>, <u>H01L 23/66</u> take precedence; capacitive effects between wiring layers on the semiconductor body <u>H01L 23/5222</u>)}

#### References

## Limiting references

This place does not cover:

Lead-frames: capacitor integral with or on the lead-frame	H01L 23/49589
Impedance arrangements: inductive arrangements	H01L 23/645
Impedance arrangements: resistive arrangements	H01L 23/647
High-frequency adaptations	H01L 23/66

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Capacitive effects between wiring layers on the semiconductor body	H01L 23/5222
--	--------------

## H01L 23/645

{Inductive arrangements (H01L 23/647, H01L 23/66 take precedence)}

#### References

#### Limiting references

This place does not cover:

Impedance arrangements: resistive arrangements	H01L 23/647
High-frequency adaptations	H01L 23/66

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Inductors formed within interconnection layers	H01L 23/5227
inductors formed within interconnection layers	1101L 23/3221

# H01L 23/647

{Resistive arrangements (H01L 23/66, H01L 23/62 take precedence)}

#### References

## Limiting references

	4
Protection against overvoltage	H01L 23/62

Limiting references

High-frequency adaptations	H01L 23/66
----------------------------	------------


# H01L 24/00

{Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto}

## **Definition statement**

This place covers:

Examples of first level interconnects



 $1 = \frac{\text{H01L } 24/10}{\text{mod subgroups}}$ 

 $2 = \frac{\text{H01L } 24/26}{\text{and subgroups}}$ 

 $3 = \frac{\text{H01L } 24/26}{\text{and subgroups}}$ 

 $4 = \frac{\text{H01L } 24/42}{\text{Most and subgroups}}$ 

## References

## Limiting references

Manufacture or treatment of parts	H01L 21/48
Assemblies of semiconductor devices	<u>H01L 21/50</u> - <u>H01L 21/568</u>
Applying interconnections to be used for carrying current between separate components within a device	H01L 21/768
Containers or seals	H01L 23/02 - H01L 23/10
Mountings	H01L 23/12 - H01L 23/15
Arrangements for cooling, heating, ventilating or temperature compensation	H01L 23/34 - H01L 23/4735
Arrangements for conducting electric current	H01L 23/48 - H01L 23/50 and H01L 23/52 - H01L 23/5389

	1
Structural electrical arrangements	H01L 23/58 - H01L 23/66
Assemblies consisting of a plurality of individual semiconductor or other solid state devices	H01L 25/00 - H01L 25/18
Details of semiconductor bodies or electrodes of semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier	H01L 29/00
Details peculiar to semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation	H01L 31/00
Details peculiar to semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission	H01L 33/00
Printed circuits	H05K 1/00 - H05K 1/189
Apparatus or manufacturing processes for printed circuits	H05K 3/00 - H05K 3/4685
Details peculiar to solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part	H10K 99/00
Details peculiar to thermoelectric devices comprising a junction of dissimilar materials	H10N 10/00
Details peculiar to thermoelectric devices without a junction of dissimilar materials or of thermomagnetic devices	H10N 15/00
Details peculiar to piezoelectric, electrostrictive, magnetostrictive devices in general	H10N 30/00
Details peculiar to devices using galvano-magnetic or similar magnetic effects	H10N 50/00
Details peculiar to devices using superconductivity	H10N 60/00
Details peculiar to solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier or of Ovshinsky-effect devices	H10N 70/00
Details peculiar to bulk negative resistance effect devices	H10N 80/00
Details peculiar to solid state devices not provided for in groups H01L 27/00 – H01L 33/00, H10B 10/00 – H10B 53/00, H10B 69/00, H10K 10/00, H10K 30/00, H10K 50/00, H10K 71/00, H10K 77/00, H10K 85/00 and H10K 99/00 and not provided for in any other subclass	H10N 99/00


# **Special rules of classification**

The use of Indexing Codes of the indexing schemes  $\underline{\text{H01L 24/00}}$  and subgroups,  $\underline{\text{H01L 2224/00}}$  and subgroups and  $\underline{\text{H01L 2924/00}}$  and subgroups is mandatory.

{Bonding areas (on insulating substrates, e.g. chip carriers, H01L 23/49816, H01L 23/49838, H01L 23/5389); Manufacturing methods related thereto}

#### **Definition statement**

This place covers:



## References


#### Informative references


Attention is drawn to the following places, which may be of interest for search:

H01L 23/49816, H01L 23/49838,
H01L 23/5389

## Special rules of classification

The following figures show some key technologies relating to H01L 24/00





## {of a plurality of bonding areas}

#### References


#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Physical circuit design G06F 30/39

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:



## H01L 24/10

{Bump connectors (bumps on insulating substrates, e.g. chip carriers, H01L 23/49816); Manufacturing methods related thereto}

#### References


#### Informative references

Bumps on insulating substrates, e.g. chip carriers	H01L 23/49816

# {Manufacturing methods (for bumps on insulating substrates H01L 21/4853)}

## **Definition statement**

This place covers:



## References


## Informative references


Manufacturing methods for bumps on insulating substrates	H01L 21/4853
Inks, e.g. metallic inks	C09D 11/00

{Structure, shape, material or disposition of the bump connectors prior to the connecting process}

## **Definition statement**

This place covers:





# H01L 24/14

{of a plurality of bump connectors}

## **Definition statement**

This place covers:



{High density interconnect [HDI] connectors; Manufacturing methods related thereto (interconnection structure between a plurality of semiconductor chips H01L 23/5389)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:


Interconnection structure between a plurality of semiconductor chips	H01L 23/5389
--	--------------

## H01L 24/26

{Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto}

## **Definition statement**

This place covers:



## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

metal powder in organic matrix	H01B 1/22
--------------------------------	-----------

#### H01L 24/27

## {Manufacturing methods}

#### References

#### Informative references


	· · · · · · · · · · · · · · · · · · ·
Applying fluids in general	B05C 9/02
117 9 3 3 3 3	

Applying adhesive films using preforms	B65H 37/02

**(Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto)** 

#### **Definition statement**

This place covers:



## H01L 24/50

{Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto (thin flexible metallic tape with or without a film carrier H01L 23/49572, flexible insulating substrates H01L 23/4985, H01L 23/5387)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Thin flexible metallic tape with or without a film carrier	H01L 23/49572
i i	H01L 23/4985, H01L 23/5387

#### H01L 24/71

{Means for bonding not being attached to, or not being formed on, the surface to be connected (holders for supporting the complete device in operation H01L 23/32)}

#### References


#### Informative references

Holders for supporting the complete device in operation H01L 23/32	H01L 23/32
--	------------

{Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected}

#### **Definition statement**

This place covers:



## H01L 24/82

{by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] (interconnection structure between a plurality of semiconductor chips H01L 23/5389)}

#### **Definition statement**

This place covers:



#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Interconnection structure between a plurality of semiconductor chips	H01L 23/5389
--	--------------

## H01L 24/85

{using a wire connector (wire bonding in general B23K 20/004)}

#### References


#### Informative references

Wire bonding in general	B23K 20/004
-------------------------	-------------

## {Batch processes}

#### **Definition statement**

This place covers:



## H01L 24/96

{the devices being encapsulated in a common layer, e.g. neo-wafer or pseudowafer, said common layer being separable into individual assemblies after connecting}

#### **Definition statement**

This place covers:



# H01L 25/00

Assemblies consisting of a plurality of individual semiconductor or other solid state devices {; Multistep manufacturing processes thereof} (devices consisting of a plurality of solid state components formed in or on a common substrate H01L 27/00; photovoltaic modules or arrays of photovoltaic cells H01L 31/042 {; panels or arrays of photo electrochemical cells H01G 9/2068})

#### References

## Limiting references

Devices consisting of a plurality of solid state components formed in or on a common substrate	H01L 27/00
Photovoltaic modules or arrays of photovoltaic cells	H01L 31/042
Panels or arrays of photo electrochemical cells	H01G 9/2068

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Assembling semiconductor devices using processes or apparatus not provided for in a single one of the subgroups	H01L 21/06 - H01L 21/326
Assemblies of semiconductor devices on lead-frames	H01L 23/49575
Leads on insulating substrates (chip carriers)	H01L 23/498
Interconnection structures for a plurality of bare semiconductor chips provided on or in an insulating substrate	H01L 23/538
Arrangements for connecting or disconnecting semiconductor or solid- state bodies; methods related thereto	H01L 24/00
Integrated photodetecting devices on a substrate	H01L 27/146
Tandem solar cells, meaning monolithically integrated solar cells with different wavelengths sensibilities deposited on one another by coating processes	H01L 31/0687, H01L 31/0725, H01L 31/076, H01L 31/078
Light sensitive devices structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, and electrically or optically coupled thereto (e.g. opto-couplers)	H01L 31/12
Couplings of light guides with optoelectronic elements	G02B 6/42
Static Stores	<u>G11C</u>
Generators using solar cells or photovoltaic modules	<u>H02S</u>
Details of complete circuit assemblies provided for in another subclass, e.g. details of television receivers, see the relevant subclass, e.g. <u>H04N</u>	<u>H04N</u>
Details of assemblies of electrical components in general	<u>H05K</u>
Organic light emitting devices [OLEDs]	H10K 50/00
Integration of organic light emitting devices (OLEDs), e.g. OLED displays	H10K 59/00

## Special rules of classification

The classification of additional information is mandatory in this main group.

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Assembly of a Device	The "assembly" of a device is the building up of the device from
	its component constructional units and includes the provision of
	fillings in containers.

## H01L 25/03

all the devices being of a type provided for in the same subgroup of groups H01L 27/00 - H01L 33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes

#### **Definition statement**

This place covers:

• "package in package" devices

**Definition statement** 

· assemblies of rectifier diodes

## H01L 25/042

## {the devices being arranged next to each other (solar cells H01L 31/042)}

#### **Definition statement**

This place covers:

Arrays of photodetectors disposed next to one another on a common substrate.

#### References

## Limiting references

This place does not cover:

Multicolour imagers having a stacked pixel-element structure	H01L 27/14647
Multispectral infrared imagers, having a stacked pixel-element structure	H01L 27/14652
Assemblies of thin film solar cells	H01L 31/042

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Mechanically stacked solar cells	H01L 31/043
----------------------------------	-------------

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

•	means that photodetectors already manufactured are individually
	placed on the common substrate, as opposed to "integrated" which
	means the devices are all formed on or in said substrate during the
	same process


## H01L 25/043

## {Stacked arrangements of devices}

#### **Definition statement**

This place covers:

Photodetectors mechanically stacked on one another:



#### H01L 25/075

the devices being of a type provided for in group H01L 33/00

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Light sources using semiconductor devices as light-generating elements, e.g. using light-emitting diodes [LED] or lasers

F21K 9/00

## H01L 25/16

the devices being of types provided for in two or more different main groups of groups <u>H01L 27/00</u> - <u>H01L 33/00</u>, or in a single subclass of <u>H10K</u>, <u>H10N</u>, e.g. forming hybrid circuits

#### **Definition statement**

This place covers:

Hybrid modules of active and passive components

#### References

## Limiting references

This place does not cover:

Interconnections for hybrid circuits	H01L 23/5389
,	

#### H01L 25/18

the devices being of types provided for in two or more different subgroups of the same main group of groups <u>H01L 27/00</u> - <u>H01L 33/00</u>, or in a single subclass of H10K, H10N

#### **Definition statement**

This place covers:

Arrangement of memory and logic chips

Arrangement of diode and IGBT

#### References

## Limiting references

This place does not cover:

Devices consisting of a plurality of semiconductor or other solid state	H01L 27/144
components formed in or on a common substrate and controlled by	
radiation	

# H01L 25/50

{Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group  $\frac{H01L\ 27/00}{100}$  or  $\frac{H01L\ 29/00}{100}$  ( $\frac{H01L\ 21/50}{100}$  takes precedence)}

## **Definition statement**

This place covers:

Processes to fabricate devices formed of an assembly of a multiplicity of components on a host substrate.

#### References

## Limiting references

Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L 21/06 - H01L 21/326	H01L 21/50
Assemblies consisting of a plurality of individual semiconductor or other solid state devices	H01L 25/00

#### H01L 27/00

Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (details thereof H01L 23/00, H01L 29/00 - H10K 10/00; assemblies consisting of a plurality of individual solid state devices H01L 25/00)

#### **Definition statement**

This place covers:

Semiconductor devices consisting of a plurality of semiconductor or other solid state components formed in or on a common substrate, i. e. integrated circuits.

Examples of integrated circuits are: memory arrays (SRAM, DRAM, MRAM, ROM, PROM, EPROM, EEPROM), image sensors (CMOS-type image sensors, CCD-type image sensors), organic and inorganic light emitting diode (LED, OLED) displays, logic integrated circuits, switching integrated circuits, arrangements of active or passive semiconducting components in or on a common substrate, electrostatic discharge (ESD) protection integrated circuits.

This main group covers the following areas:

Semiconductor devices formed in or on a common substrate including only passive thin-film or thick-film components.

Semiconductor devices formed in or on a common substrate including inorganic semiconductor components adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier, e.g. memory arrays.

Semiconductor devices formed in or on a common substrate including inorganic semiconductor components sensitive to electromagnetic radiation, e.g. imagers.

Semiconductor devices formed in or on a common substrate including inorganic semiconductor components having at least one potential-jump barrier or surface barrier and adapted for light emission, e.g. LED arrays.

Semiconductor devices formed in or on a common substrate including thermoelectric or thermomagnetic components.

Semiconductor devices formed in or on a common substrate including components exhibiting superconductivity.

Semiconductor devices formed in or on a common substrate including piezoelectric, electrostrictive or magnetostrictive components.


Semiconductor devices formed in or on a common substrate including components using galvanomagnetic effects or similar magnetic field effects.

Semiconductor devices formed in or on a common substrate including solid state components for rectifying, amplifying or switching without a potential-jump barrier or surface barrier.

Semiconductor devices formed in or on a common substrate including bulk negative resistance effect components.

Semiconductor devices formed in or on a common substrate including components using organic materials as the active part, or using a combination of organic materials with other materials as the active part, e.g. OLED displays, OTFT arrays, OPV modules.

#### Example:




# Relationships with other classification places

Only the physical structure of integrated circuits is covered by  $\frac{\text{H01L }27/00}{\text{L00}}$ . Electrical circuit arrangements are classified elsewhere. For instance, electrical circuit arrangements for driving OLED displays are covered by  $\frac{\text{G09G }3/3208}{\text{L00}}$ . Electrical circuit arrangements for driving semiconductor imagers are covered by  $\frac{\text{H04N }25/00}{\text{L00}}$ .

#### Examples:


## H10K 59/12



Relationships with other classification places

## G09G 3/3225





## References

# Limiting references

Single step processes or apparatus specially adapted for the manufacture or treatment of integrated circuits or of parts thereof	H01L 21/70, - H01L 31/00, H01L 33/00, H10K 30/00, H10K 50/00, H10K 59/00, H10K 71/00, H10K 85/00, H10K 99/00, H10N 10/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00
Details of integrated circuits	H01L 23/00, H01L 24/00, H01L 29/00 - H01L 31/00, H01L 33/00, H10K 30/00, H10K 50/00, H10K 59/00, H10K 71/00, H10K 85/00, H10K 99/00, H10N 10/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00
Assemblies consisting of a plurality of individual semiconductor or other solid state devices	H01L 25/00
Printed circuits	H05K 1/00

## Informative references

Components for integrated circuits	H01L 29/00 - H01L 33/00, H10K 99/00, H10N 10/00, H10N 15/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00, H10N 70/00, H10N 80/00, H10N 97/00, H10N 99/00
Processes or apparatus specially adapted for the manufacture or treatment of OLED displays	H01L 31/00, H01L 33/00, H10K 30/00, H10K 50/00, H10K 59/00, H10K 71/00, H10K 85/00, H10K 99/00, H10N 10/00, H10N 30/00, H10N 35/00, H10N 50/00, H10N 52/00, H10N 60/00
Coatings	C23C 14/00
Light sources	F21K 2/00
Light sources using semiconductor devices as light-generating elements, e.g. using light-emitting diodes [LED] or lasers	F21K 9/00
Bolometers	G01J 5/20
Measuring electrical variables	<u>G01R</u>
Measuring X-radiation, gamma radiation, corpuscular radiation, or cosmic radiation	G01T 1/00
Lenses	G02B 3/00
Optical filters	G02B 5/20
Polarisers	G02B 5/30
Light guides	G02B 6/00
Photonic crystals	G02B 6/1225
Liquid crystal displays	G02F 1/13
Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties	G05F 3/00
Touch screens	G06F 3/041
Computer aided physical circuit design, e.g. layout for integrated circuits	G06F 30/39
Control circuits for electroluminescent panels based on semiconductive elements, e.g. LEDs	G09G 3/32
Circuit arrangements for driving OLED displays	G09G 3/3208
Digital stores	G11C 11/00, G11C 13/00, G11C 16/00, G11C 17/00
Alloys	H01B 1/02
Field emission displays	H01J 1/62
Plasma display panels	H01J 11/00
Semiconductor Lasers	H01S 5/00
Electronic switching or gating	H03K 17/00

Logic circuits, inverting circuits	H03K 19/00
Circuit arrangements for driving semiconductor imagers	H04N 25/00
Light sources with substantially two-dimensional radiating surfaces	H05B 33/12
Encapsulations specially adapted for OLED displays	H10K 50/84
Processes or apparatus specially adapted for the manufacture or treatment of organic semiconductor integrated devices	H10K 71/00

## Special rules of classification

Only monolithically integrated devices are covered by main group <u>H01L 27/00</u>, in contrast to assemblies consisting of a plurality of individual semiconductor or other solid state devices which are covered by main group <u>H01L 25/00</u>.

In this main group, in the absence of an indication to the contrary, classification is made in the last appropriate place.


In this main group the use of Indexing Code-codes is mandatory to classify additional information. Keywords are assigned to define the invention whenever no appropriate group symbol is available, as well as to define further relevant aspects of the invention.


In this main group the circulation of documents to other related fields is mandatory, whenever appropriate.

## **Glossary of terms**


In this place, the following terms or expressions are used with the meaning indicated:

Passive semiconductor component:	semiconductor component not introducing energy into the integrated circuit where they are integrated. Examples thereof are resistors, capacitors, inductors.
Active semiconductor component:	semiconductor component introducing energy into the integrated circuit where they are integrated. Examples thereof are transistors, diodes, and thyristors.
SOI (Semiconductor on insulator):	Thin monocrystalline semiconductor layer bonded to a support substrate by means of an intermediate insulating layer. Generally a very thin silicon wafer is molecular-bonded to a support substrate by means of a SiO2 layer.







semiconductor memory wherein each bit of data is stored on four transistors that form two cross coupled inverters. It does not need to be refreshed periodically (static). Example:



Dynamic random access memory (DRAM):

semiconductor memory wherein each bit of data is stored in a separate capacitor. In general it comprises a transistor and a capacitor. The information fades unless the capacitor charge is refreshed periodically (dynamic). Example: US-A-3387286





# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

IC	Integrated circuit
SITL structure	Static induction transistor logic structure
VLSI	Very Large Scale Integration
I2L structure	Integrated injection logic structure
RAM	Random access memory
SRAM	Static random access memory
DRAM	Dynamic random access memory
FerriRAM, FeRAM	ferroelectric RAM
MRAM	magnetic RAM
ROM	Read only memory
PROM	Programmable read only memory
EPROM	Electrically programmable read only memory
EEPROM	Electrically erasable programmable read only memory
APS	Active pixel sensor
ReRAM, RRAM	resistance random access memory
PRAM, PCRAM	phase-change memory
PPS	Passive pixel sensor
CMOS	Complementary metal oxide semiconductor
CCD imager	Charge coupled device imager
OLED display	Organic light emitting diode display
TOLED display	Transparent OLED display
AMOLED display	Active matrix OLED display

PMOLED display	Passive matrix OLED display
OTFT array	Organic thin film transistor array
TFT array	Thin film transistor array
SOI	Semiconductor on insulator
ССМ	Colour changing medium

comprising only passive thin-film or thick-film elements formed on a common insulating substrate {(passive two-terminal components without a potential-jump or surface barrier for integrated circuits, details thereof and multistep manufacturing processes therefor H01L 28/00)}

### **Definition statement**

This place covers:

Integration of only passive components such as resistors, inductors, capacitors

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Integration of passive components with components specially adapted for rectifying, oscillating, amplifying or switching on a substrate being an insulating body (e.g. SOI):	H01L 27/13
Passive components as such	H01L 28/00, H01L 29/8605, H01L 29/92

### H01L 27/013

# {Thick-film circuits}

### **Definition statement**

This place covers:

Devices formed in a bulk semiconductor substrate

# H01L 27/016

# {Thin-film circuits}

### **Definition statement**

This place covers:

Devices formed on a substrate by thin-film technology.

including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers

### **Definition statement**

This place covers:

Integration of active and passive components

Reverse Engineering

# H01L 27/0207

{Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique}

#### References

### Limiting references

This place does not cover:

Master slice integrated circuits	H01L 27/118
Computer aided physical circuit design, e.g. layout for integrated circuits	G06F 30/00

### H01L 27/0211

# {adapted for requirements of temperature}

#### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cooling arrangements per se	H01L 23/34
-----------------------------	------------

# H01L 27/0222

### {Charge pumping, substrate bias generation structures}

### References

# Informative references

Circuits therefor	G05F 3/205

# {Charge injection in static induction transistor logic structures [SITL]}

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Circuits therefor	H03K 19/0912
-------------------	--------------

### H01L 27/0233

# {Integrated injection logic structures [I2L]}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Circuits therefor	H03K 19/091
-------------------	-------------

### H01L 27/0248

# {for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection}

### **Definition statement**

This place covers:

Integration aspects of protecting structures, directed to increase the reliability of integrated circuits, e.g. integrated device arrangements protecting against over-voltage damages, against over-current damages, against thermal runaway, ESD protections, EOS protections.

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Protection arrangements not implemented within the integrated circuit, e.g. protections at packaging level, at printed circuit board level, or at the system level.	H01L 23/34, H01L 23/60, H01L 23/62, <b>H05K/02</b> , H05K 7/20; H02H 9/04
Components per se, including components used as protecting elements	H01L 29/00
Emergency protective circuit arrangements	<u>H02H</u>
Circuit arrangements for protecting amplifiers	H03F 1/52
Circuit arrangements for protecting electronic switches	H03K 17/08
Circuit arrangements for protecting logic circuits	H03K 19/003

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

IC Inte	tegrated Circuit

Glossary of terms

ESD	Electro Static Discharge
EOS	Electrical Over-Stress
SOA	Safe Operating Area

# H01L 27/0251

# {for MOS devices}

### **Definition statement**

This place covers:

Integration aspects of protecting device arrangements, wherein the device to be protected includes at least a MOS device.

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Latch-up prevention in CMOS	H01L 27/0921
-----------------------------	--------------

# H01L 27/0255

# {using diodes as protective elements}

### **Definition statement**

This place covers:

Integration aspects of protecting diodes

### References

### Informative references

Multistep processes for the fabrication of diodes	H01L21/329
Using diode connected bipolar transistors	H01L 27/0259
Using diode connected field effect transistors	H01L 27/0266
IC including a plurality of component not having an active region in common	H01L 27/06
IC including a plurality of component not having an active region in common	H01L 27/07
Structural association of diodes and VDMOS	H01L 29/7803
Structural association of diodes and LDMOS	H01L 29/7817
Diodes per se	H01L 29/861

# **{using bipolar transistors as protective elements}**

### **Definition statement**

This place covers:

Integration aspects of protecting structures including bipolar transistors, and of the biasing arrangements which render structures adapted to be used as protecting elements

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Multistep processes for the fabrication of bipolar transistors	H01L21/331
Bipolar transistors per se	H01L 29/73

# H01L 27/0262


{including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices}

### **Definition statement**

This place covers:

Integration aspects of protecting silicon controlled rectifiers, and of their triggering structures.

Example: (from EP 2246885 A1)



### References

### Informative references

Multistep processes for the fabrication of thyristors	H01L21/332
Latch-up prevention in CMOS	H01L 27/0921
Thyristors per se	H01L 29/74

# {using field effect transistors as protective elements}

### **Definition statement**

This place covers:

Integration aspects of protecting field effect transistors, and of the triggering structures which render said field effect transistors adapted to be used as protecting elements

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Multistep processes for the fabrication of field effect transistors	H01L21/335
Field effect transistors per se	H01L 29/772
Voltage or current sensing structures in VDMOS	H01L 29/7815
Voltage or current sensing structures in LDMOS	H01L 29/7826

# H01L 27/027

# {specially adapted to provide an electrical current path other than the field effect induced current path}

### **Definition statement**

This place covers:

Integration aspects of structural adaptations of the field effect transistors which make them electrically behave in a way which substantially differs from the usual one; modifications aimed to enhance parasitic effects, e.g. the bipolar transistor inherently present in MOS transistors.





FIG. 3



# H01L 27/0277

{involving a parasitic bipolar transistor triggered by the local electrical biasing of the layer acting as base of said parasitic bipolar transistor}

# **Definition statement**

This place covers:

Integration details concerning the doping profile, the shape, the structure, the dimensioning of the layer acting as base of the bipolar transistor and of its contact region

EP 0 948 051 A2

FIG. 10A


33 34 34 33 14n 29 15n

11b

A

16n

FIG10B



### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Prevention of punch-through	H01L 29/1083
Prevention of bipolar effect	H01L 29/1087

# H01L 27/0281


# **{field effect transistors in a "Darlington-like" configuration}**

# **Definition statement**

This place covers:

Integration of an active clamp by means of a field effect transistor, which is driven in a conducting state by a further field effect transistor coupled to its gate electrode.

Patent Application Publication Aug. 19, 2004 Sheet 2 of 3 US 2004/0160717 A1



### References

### Limiting references

This place does not cover:

Active clamps driven by an inverter	H01L 27/0285
-------------------------------------	--------------

# H01L 27/0285

{bias arrangements for gate electrode of field effect transistors, e.g. RC networks, voltage partitioning circuits (H01L 27/0281 takes precedence)}

### **Definition statement**

This place covers:

Integration of an active clamp by means of a field effect transistor, which is driven in a conducting state by a RC discriminating circuit or by other voltage partitioning circuits.

### References

### Limiting references

This place does not cover:

Field-effect transistors in a "Darlington-like" configuration as protective	H01L 27/0281
elements	

# H01L 27/0288

{using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps}

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Structural details of fuses	H01L 23/525, H01L 23/62
Impedance arrangements	H01L 23/64
Multistep processes for the fabrication of resistors, capacitors, inductors	H01L 28/00
	H01L 29/8605, H01L 29/92, H01L 28/00


# H01L 27/0292

{using a specific configuration of the conducting means connecting the protective devices, e.g. ESD buses}

# **Definition statement**

This place covers:

Details concerning the electrical interconnections between the protecting structures and/or the connections between the protecting structures and the circuit to be protected; specific routing schemes or the provision of dedicated conducting path for the triggering of the protecting structures as well as for the evacuation of the discharge current.



# References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Interconnections	H01L 23/522
Routing algorithms	G06F 30/00

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

ESD buses	conductive traces dedicated to the evacuation of current produced
	by an electrostatic discharge, or to the propagation of triggering
	signal for the protecting elements

# H01L 27/0296

# {involving a specific disposition of the protective devices}

### **Definition statement**

This place covers:

Integration of the protecting devices in specific areas of the integrated circuit, such as under the bonding pads, or within the scribe-lines, in peripheral regions of memories or TFT displays, in the substrate region below the insulator layer of SOI wafers.

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

IC having three dimensional layout	H01L 27/06
Hybrid SOI	H01L 27/1207
Arrangements to prevent high voltage or static electricity failures in active matrix liquid crystal display cells	G02F 1/136204

# H01L 27/0617

# {comprising components of the field-effect type (H01L 27/0251 takes precedence)}

### References

### Limiting references

This place does not cover:

Electrical or thermal protection for MOS devices	H01L 27/0251
--	--------------

# H01L 27/10

# including a plurality of individual components in a repetitive configuration

# **Definition statement**

This place covers:

Cross-point memories using a fuse or anti-fuse as the active element.

# H01L 27/101

# {including resistors or capacitors only}

### **Definition statement**

This place covers:

Cross-point memories

# H01L 27/1021

# {including diodes only}

### **Definition statement**

This place covers:

Cross-point memories in which a diode is the selection element.

# including field-effect components

### **Definition statement**

This place covers:

Integration of memories (e.g. SRAM, ROM, PROM) with peripheral circuits.

### References

# Limiting references

This place does not cover:

Integration of DRAM memories with peripheral circuits	H10B 12/09, H10B 12/50
Integration of floating-gate memories with peripheral circuits	H10B 41/40
Integration of nitride-based memories (e.g. NROM, MONOS, SONOS) with peripheral circuits	H10B 43/40
Integration of FeRAM memories with peripheral circuits	H10B 53/40, H10B 51/40

# H01L 27/118

# **Masterslice integrated circuits**

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Computer aided physical circuit design, e.g. layout design for integrated	G06F 30/00
circuits	

# **Special rules of classification**

If a layout is shown, the group symbol H01L 27/0207 is also allocated.

# H01L 2027/11829


# {Isolation techniques}

### **Definition statement**


This place covers:

Electrical and thermal isolation structures between pixels.

### Example of an electrical isolation structure



Example of a thermal isolation structure



# H01L 27/12

# the substrate being other than a semiconductor body, e.g. an insulating body

# **Definition statement**

This place covers:

Integration of TFTs on an insulating or insulator-covered substrate, such as

Glass, plastic, insulator coated metal or other non-semiconducting substrates.

### References

# Limiting references

This place does not cover:

	i
AMOLED displays	H10K 59/12
ANOLLO displays	<u>1110K 39/12</u>

# Informative references

Manufacture of a plurality of TFTs on a non-semiconducting substrate	H01L 2021/775
--	---------------

Informative references

Multistep processes to manufacture TFTs	H01L 29/66742
Thin film unipolar field-effect transistors, i.e. TFTs, per se	H01L 29/786
Active matrix LCD displays	G02F 1/1362
Circuit arrangements for AM displays	G09G 3/3611

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

AMLCD display	active matrix liquid crystal display	
TFT	Thin film unipolar field-effect transistor	
AMOLED display	active matrix organic light emitting diode display	

# H01L 27/1203

{the substrate comprising an insulating body on a semiconductor body, e.g. SOI (three-dimensional layout H01L 27/0688)}

### **Definition statement**

This place covers:

SOI integrated circuits.

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Dielectric regions, such as EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology	H01L 21/762
Multistep processes to manufacture devices on a substrate being other than a semiconductor body	H01L 21/84
Multistep processes to manufacture monocrystalline silicon TFTs on insulating substrates	H01L 29/66772
Monocrystalline TFTs per se	H01L 29/78654

# H01L 27/1207

{combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits}

### **Definition statement**

This place covers:

Integrated circuits employing partial SOI.

{combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET}

### **Definition statement**

This place covers:

Integrated circuits with FinFETs on an insulating substrate

#### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements including only transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET	H01L 27/0886
Arrangements including only CMISFET transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET	H01L 27/0924
Multistep processes to manufacture transistors with a gate at the side of the channel and a horizontal current flow	<u>H01L 29/66795</u>
Transistors with a gate at the side of the channel and a horizontal current flow	H01L 29/785

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

FinFET	MuGFET, BarFET, Triple gate FET, OMEGA FET, Pi-Gate FET
--------	---

### H01L 27/1274

**{using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor}** 

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Crystallisation per se	H01L 21/02667
------------------------	---------------

### H01L 27/13

# combined with thin-film or thick-film passive components

### **Definition statement**

This place covers:

Integrated circuits having TFTs integrated with passive components, e.g. antennas, capacitors

#### References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

SOI arrangements	H01L 27/12
Storage capacitors associated with the pixel electrode in AMLCD displays	G02F 1/136213
RFID circuits	G06K 19/07749
Memories employing capacitors, e.g. DRAM passive two-terminal components without a potential-jump or surface barrier for integrated circuits, details thereof and multistep manufacturing processes therefor	H10B 12/00

# H01L 27/14

including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation (radiation-sensitive components structurally associated with one or more electric light sources only H01L 31/14; couplings of light guides with optoelectronic elements G02B 6/42)

### **Definition statement**

This place covers:

Arrangements of solar cells or other semiconducting energy conversion devices, arrangements of photo-detecting elements such as 2D-detectors, imagers

### References

### Limiting references

This place does not cover:

Radiation-sensitive components structurally associated with one or more electric light sources only	H01L 31/14
Couplings of light guides with optoelectronic elements	G02B 6/42

#### Informative references

Radiation detecting components	H01L 31/00

Energy conversion devices (photovoltaic modules or arrays of single photovoltaic cells comprising bypass diodes integrated or directly associated with the devices H01L 31/0443; photovoltaic modules composed of a plurality of thin film solar cells deposited on the same substrate H01L 31/046)

### **Definition statement**

This place covers:

- Single discrete photovoltaic cells integrated or directly associated with one or more electric components in or on the same substrate, e.g. single thin film photovoltaic cell with integrated bypass diode.
- Devices consisting of PV cells and other semiconductor components, e.g. transistors, on a common substrate, typically PV cells being used as an energy source to drive the other semiconductors.
- Examples:





FIG. I



### References

### Limiting references

This place does not cover:

Photovoltaic modules or arrays of single photovoltaic cells comprising bypass diodes integrated or directly associated with the devices	H01L 31/0443
Photovoltaic modules composed of a plurality of thin film solar cells deposited on the same substrate	H01L 31/046

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Circuitry connections of bypass diodes in solar panel(s)	H01L 31/05
Solar cell structures	H01L 31/06 - H01L 31/078
Semiconductor organic solar cells	H10K 30/00

# H01L 27/144

# **Devices controlled by radiation**

### **Definition statement**

This place covers:

Integration of devices controlled by radiation. These can be for detection purposes, such as photodiode arrays, or for imaging purposes, such as imagers.

# References

### Informative references


Radiation detecting components	H01L 31/08
Organic semiconductor devices controlled by radiation	H10K 39/30

# {with at least one potential jump or surface barrier}

### **Definition statement**

This place covers:

Example: integration of a visible and an infrared sensor



# Special rules of classification

This group is not exclusive with H01L 27/1446

# H01L 27/1446


# {in a repetitive configuration}

# **Definition statement**

This place covers:

Spatially repeated sensors of the same type such as photodiode arrays, position-sensitive sensors. The repetition can be linear or in form or a matrix, but not for imaging purposes.

### Example:



### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Imaging devices	H01L 27/146

### Special rules of classification

This group is not exclusive with <u>H01L 27/1443</u>.

The spatial repetition should not be for imaging purposes.

# H01L 27/146

# **Imager structures**

### **Definition statement**

This place covers:

Inorganic semiconductor imaging devices

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Optical filters	G02B 5/20
Waveguides	G02B 6/00
Details of semiconductor imagers (for television systems)	H04N 3/14
Control circuit arrangements for driving solid state imagers	H04N 25/00

# Special rules of classification

Imaging devices having components using inorganic materials only are classified in H01L 27/146.

Imaging devices having components using organic materials or a combination of organic materials and other materials are classified in H10K 39/32.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Active pixel sensor (APS)	Sensor comprising pixel amplification means, e.g. a transistor as source follower
Aperture ratio	Ratio between light sensitive area of a pixel and the total area occupied by that pixel
Backside illumination	Illumination of the imagers from the of the device where the imager circuitry has not been formed
Blooming	Spilling over of charges from one pixel to the next one after overexposure
Charge coupled device	Architecture of an integrated circuit based on the transport of charge packets by capacitive coupling from one capacitor to the next one

T	
Charge injection device	Architecture of semiconductor device based on measuring currents induced in MOS capacitors at the moment charge packets are injected into the substrate
Dark current	Signal generated by the image sensor when the device is in the dark
Delay line	Component used to delay an electrical signal over a defined time
Dynamic range	Ratio of the largest possible signal (full well capacity of the pixel) divided by the smallest possible signal (background noise) of a sensor-
Frame-transfer CCD	Two dimensional architecture of a CCD imager that has an analogue memory cell for every pixel below the total array of light sensitive pixels
Full-frame CCD	Two dimensional architecture of a CCD imager transferring collected charge directly to readout
Integration time	Time that an imager is collecting charges (photon generated and/ or dark current generated)
Interlaced scanning	Scanning mode in which only part (odd or even lines) of the lines of the image are captured in an exposure period
Interline-transfer CCD	Two dimensional architecture of a CCD imager wherein each photodiode has a parallel CCD storage region covered by an opaque mask. After image data has been collected and transferred to the adjacent CCD storage region charge is CCD-shifted vertically to the readout IC.
Overflow drain	Doped region to extract undesired charge resulting from blooming
Passive pixel sensor	Pixels comprising per pixel only a photodiode or a photodiode and an addressing transistor
Photoconductor	Material changing its conductivity when light impinges on it. The delta in conductivity is measured and the incoming radiation calculated in imagers.
TDI-type CCD-imager	Time delay and integration (TDI) is a type of CCD wherein a TDI clock is used to synchronize the movement of charged packets in a CCD with that of another movement.
Wafer level processing	Processing of several semiconductor devices in a single wafer in the same processing cycle
<del>-</del>	

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

APS	Active pixel sensor
CCD	Charge coupled device
PPS	Passive pixel sensor

# {Structural or functional details thereof}

### **Definition statement**

This place covers:

Details of organic semiconductor imaging structures such as encapsulations, geometry of disposition of passive and active elements, lenses, isolation, etc, whenever they are specific for semiconductor imaging devices, i.e. they solve problems specific to semiconductor imaging devices.

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Encapsulation of integrated circuits	H01L 23/28
--------------------------------------	------------

### H01L 27/14603

# {Special geometry or disposition of pixel-elements, address-lines or gate-electrodes}


### **Definition statement**

This place covers:


The disposition of the elements within the pixel, such as the transfer, driving, reset transistors, capacitor, photodetector. Also covered are the disposition of electrodes and wiring lines such as the power, bit and data lines. Disposition of the different doped regions within the pixel also fall within the scope of the definition of this subclass.

#### Examples:

Application Publication Nov. 29, 2007 Sheet 6 of 10 US 2007/0273779 A1



Patent Application Publication Jan. 27, 2011 Sheet 4 of 33 US 2011/0019063 A



US 2011/019063


# H01L 27/14605

{Structural or functional details relating to the position of the pixel elements, e.g. smaller pixel elements in the center of the imager compared to pixel elements at the periphery}

# **Definition statement**

This place covers:

Example:



# **(Geometry of the photosensitive area)**


### **Definition statement**

This place covers:

Only geometrical issues of the photosensitive area.

Patent Application Publication Apr. 15, 2010 Sheet 4 of 6 US 2010/0092875 A1

FIG. 4B



US 2010/092875

### References

### Limiting references

This place does not cover:

Details of an APS photosensitive area such as doping or depth H01L 27/1461

# H01L 27/14609

{Pixel-elements with integrated switching, control, storage or amplification elements (scanning details of imagers (circuitry of solid-state image sensors H04N 25/00); circuitry of imagers H04N 25/70)}

### **Definition statement**


This place covers:

Active pixel sensors [APS], i.e. sensors having in each pixel a photodetecting element and amplifications means within the pixel. Very often CMOS technology is used.

Definition statement

### Example:

Patent Application Publication Sep. 29, 2011 Sheet 1 of 14 US 2011/0234873 A1



### References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Scanning details of imagers	H04N 25/00
Circuitry of imagers	H04N 25/70

# H01L 27/1461

# {characterised by the photosensitive area}

# **Definition statement**

This place covers:

An APS wherein the photosensitive area is characterised by its doping, depth, etc.

Patent Application Publication Oct. 6, 2011 Sheet 3 of 19 US 2011/0241089 A1





FIG.3B



US 2011/241089

### References

### Limiting references

This place does not cover:

Only geometrical (i.e., layout) aspects of a photosensitive area in imagers H01L 27/14607

# H01L 27/14612

# {involving a transistor}

### **Definition statement**

This place covers:

APS-imagers wherein the invention concerns a specific feature of at least one of the transistor within the unit cell (transfer transistor, reset transistor, source follower,...).


# {having a special gate structure}

# **Definition statement**

This place covers:

Example:

Patent Application Publication Oct. 6, 2011 Sheet 3 of 16 US 2011/0241080 A1



US 2011/241080


# {characterised by the channel of the transistor, e.g. channel having a doping gradient}

# **Definition statement**

This place covers:

Example:

Patent Application Publication Oct. 6, 2011 Sheet 8 of 38 US 2011/0241079 A1



US 2011/241079

# H01L 27/14618


# {Containers}

# **Definition statement**

This place covers:

Containers and encapsulations specially adapted for imagers

# Example:



### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers of integrated circuits in general	H01L 23/02
Encapsulation of integrated circuits in general	H01L 23/28

# H01L 27/1462

# {Coatings}


### **Definition statement**

This place covers:

Any kind of coatings within the imager (e.g. interlayer dielectric (ILD), antireflective coatings (ARC)).

### Example:

FIG.2



# References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Coatings	C23C 14/00
Optical filters	G02B 5/20


# H01L 27/14621

# {Colour filter arrangements}

### **Definition statement**

This place covers:

arrangement of color filters, e.g. Bayer pattern




# H01L 27/14623

# {Optical shielding}

# **Definition statement**

This place covers:

Examples:



# References

# Limiting references

This place does not cover:

Shielding in CCD-type imagers	H01L 27/14818
-------------------------------	---------------


# **{Optical elements or arrangements associated with the device}**

### **Definition statement**

This place covers:

Optical elements in devices such as lenses, reflectors, light guiding structures within the device. Such devices include, but are not limited to, CCD-imagers.

Example of an optical element:



144201120700

### References

### Informative references


Lenses	G02B 3/00
Photonic crystals	G02B 6/1225

# {Microlenses}

# **Definition statement**

This place covers:

Example:



# H01L 27/14629


# {Reflectors}

# **Definition statement**

This place covers:

Elements reflecting light towards the light detecting portion

Example:



'atent Application Publication Jun. 29, 2006 Sheet 12 of 13 US 2006/0138480 A1

# {Pixel isolation structures}

### **Definition statement**

This place covers:

Electrical or thermal isolation structures between pixels.

# H01L 27/14632


# {Wafer-level processed structures}

#### **Definition statement**

This place covers:

Structures processed at a wafer level.

#### Example:



### References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Manufacture thereof <u>H01L 27/14687</u>

# H01L 27/14634


# {Assemblies, i.e. Hybrid structures}

# **Definition statement**

This place covers:

Image sensor in one substrate connected to its driving IC in another substrate.

### Example:



### References

# Limiting references

This place does not cover:

Hybrid-type infrared imagers	H01L 27/1465
Hybrid-type X-ray imagers	H01L 27/14661

### Informative references

Interconnect structures	H01L 27/14636
Hybrid Infrared CCD or CID imagers	H01L 27/14881


# {Interconnect structures}

#### **Definition statement**

This place covers:

Structures to connect e.g. one imaging substrate with its driving substrate, or an image sensor with the external driving circuitry, or special connections within the device.

#### FIG. 2



# H01L 27/14638

{Structures specially adapted for transferring the charges across the imager perpendicular to the imaging plane}

#### **Definition statement**

This place covers:

Imagers having the circuitry beneath the photosensitive area whenever special arrangements are made to transfer the charges from the sensor to the circuitry.

# H01L 27/1464

# {Back illuminated imager structures}


### **Definition statement**

This place covers:

Imagers wherein light impinges from the surface of the semiconductor wafer opposite to the surface where the imaging structure has been created.

**Definition statement** 

### Example:



# H01L 27/14641


{Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements}

### **Definition statement**

This place covers:

Components (doped regions, transistors, lines) shared by adjacent pixels.

### Example:



# {Photodiode arrays; MOS imagers}

### **Definition statement**

This place covers:

Photodiode arrays for imaging purposes and MOS imagers.

# H01L 27/14645

# {Colour imagers}

#### **Definition statement**

This place covers:

Imagers with pixels each for a primary colour, e.g. RGB, e.g. achieved by means of filters.

#### References

### Limiting references

This place does not cover:

Colour imagers having photoconductive layer	H01L 27/14667
---	---------------

# H01L 27/14647


# {Multicolour imagers having a stacked pixel-element structure, e.g. npn, npnpn or MQW elements}

#### **Definition statement**

This place covers:

Colour imager with stacked configuration, such as a multiple pn-junction stack each to detect a colour.

#### Example:



# {Infrared imagers}

#### **Definition statement**

This place covers:

Imagers for sensing infrared radiation

#### References

# Limiting references

This place does not cover:

Infrared imagers having photoconductive layer	H01L 27/14669

### H01L 27/1465

# {of the hybrid type}

### **Definition statement**

This place covers:

Imagers for sensing infrared radiation having an infrared sensor in a substrate and the driving circuitry in a separate substrate both being connected together.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid type imagers in general	H01L 27/14634
Interconnect structures	H01L 27/14636
Hybrid type X-ray imagers	H01L 27/14661
Infrared imagers having photoconductive layer	H01L 27/14669

# H01L 27/14652

{Multispectral infrared imagers, having a stacked pixel-element structure, e.g. npn, npnpn or MQW structures}

#### **Definition statement**

This place covers:

Infrared imagers having generally a stack: LWIR, MWIR, SWIR. The structure is generally similar to that in <u>H01L 27/14647</u> but for sensing infrared radiation.

#### References

#### Informative references

Stacked colour imagers	H01L 27/14647
------------------------	---------------

# (Blooming suppression)

### **Definition statement**

This place covers:

Structural arrangements to suppress blooming (see glossary of terms in <u>H01L 27/146</u>) such as overflow drains.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Blooming suppression in imagers having photoconductive layer	H01L 27/14672
--	---------------

# H01L 27/14656

# **{Overflow drain structures}**

#### **Definition statement**

This place covers:

Vertical and horizontal overflow drains

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

# H01L 27/14658

{X-ray, gamma-ray or corpuscular radiation imagers (measuring X-, gamma- or corpuscular radiation G01T 1/00)}

### **Definition statement**

This place covers:

Imagers for sensing X-ray, G-rays or corpuscular radiation

#### References

#### Informative references

X-ray imagers having photoconductive layer	H01L 27/14676
Measuring X-, gamma- or corpuscular radiation	G01T 1/00

# {Direct radiation imagers structures}

#### **Definition statement**

This place covers:

The semiconductor layers convert directly the incoming radiation into charges, without need of a scintillator

## H01L 27/14661

# {of the hybrid type}

## **Definition statement**

This place covers:

Imagers for sensing X-ray, gamma-ray or corpuscular radiation having an infrared sensor in a substrate and the driving circuitry in a separate substrate both being connected together.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid type imagers in general	H01L 27/14634
Interconnect structures	H01L 27/14636
Hybrid type infrared imagers	H01L 27/1465

### H01L 27/14663

# {Indirect radiation imagers, e.g. using luminescent members}

#### **Definition statement**

This place covers:

This group comprises X-ray radiation imagers having a scintillator (an ionic solid) which converts incoming X-ray radiation into visible light. The detector detects the visible light converted by the scintillator (also called phosphor).

#### References

#### Informative references

Measuring X-ray radiation with a scintillation-diode combination	G01T 1/2018
<b>9</b> ,	i

# {Imagers using a photoconductor layer}

### **Definition statement**

This place covers:

These imagers work on the principle that the photoconductive layer changes its conductivity with the incoming radiation. The change in conductivity is measured and the incoming radiation derived.

# H01L 27/1467

# {of the hybrid type}

## **Definition statement**

This place covers:

Photoconductive imagers having a substrate with the imagers formed therein and another connected thereto with the electronic circuit.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid type imagers in general	H01L 27/14634
Interconnect structures	H01L 27/14636
Hybrid type infrared imagers	H01L 27/1465
Hybrid type X-ray imagers	H01L 27/14661

# H01L 27/14672

# (Blooming suppression)

### References

## Limiting references

This place does not cover:

Blooming suppression in PD- or MOS-imagers	H01L 27/14654
g cappings.iii _ ci iii c iii age.c	<del></del>

# H01L 27/14674

# **{Overflow drain structures}**

#### References

### Limiting references

This place does not cover:

Overflow structures in PD- or MOS-imagers	H01L 27/14656
---	---------------

 ${X-ray, gamma-ray or corpuscular radiation imagers (measuring X-, gamma- or corpuscular radiation <u>G01T 1/00</u>)}$ 

### References

## Limiting references

This place does not cover:

X-ray detecting PD- or MOS-imagers	H01L 27/14658
------------------------------------	---------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Measuring X-, gamma- or corpuscular radiation	G01T 1/00
initiation graph graph and the contraction of the c	<del></del>

### H01L 27/14678

# {Contact-type imagers}

#### **Definition statement**

This place covers:

Imagers having integrated light sources, wherein the light emitted from the integrated light source is reflected on the object to be detected and enters the imagers. Examples thereof are scanning heads, photocopier heads or fingerprint detectors

#### References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

CID-type CCD-imagers wherein the object to be imaged in contact with the sensor	H01L 27/14862
Fingerprint or palmprint sensors for the recognition of biometric, human-related or animal-related patterns in image or video data	G06V 40/13
Vascular sensors for the recognition of biometric, human-related or animal-related patterns in image or video data	G06V 40/145
Scanning heads	H04N 1/00

# H01L 27/14683

{Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof (not peculiar thereto H01L 21/00)}

## **Definition statement**

This place covers:

Multistep processes specially adapted for the manufacture of imagers

# {Process for coatings or optical elements}

#### **Definition statement**

This place covers:

Formation of coatings (antireflective coatings, filters, shielding) as well as microlenses and other optical elements.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Coatings	H01L 27/1462
Optical elements	H01L 27/14625
Coatings in general	C23C 14/00
Lenses	G02B 3/00
Optical filters	G02B 5/20
Photonic crystals	G02B 6/1225

# H01L 27/14687

# {Wafer level processing}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Wafer level imagers	H01L 27/14634
---------------------	---------------

# H01L 27/14689

# {MOS based technologies}

## **Definition statement**

This place covers:

Manufacturing process of imagers using technology of the MOS-type

#### H01L 27/1469

# {Assemblies, i.e. hybrid integration}

#### **Definition statement**

This place covers:

Manufacture of hybrid-type imagers.

The manufacture is in general for any kind of hybrid-type imagers (see types below under informative references).

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid-type imagers in general	H01L 27/14634
Hybrid-type infrared imagers	H01L 27/1465
Hybrid-type X-ray imagers	H01L 27/14661
Hybrid-type infrared photoconductive	H01L 27/1467

# H01L 27/148

# Charge coupled imagers {(individual charge coupled devices H01L 29/765)}

#### **Definition statement**

This place covers:

CCD-type imagers

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Charge coupled devices per se	H01L 29/765
, ,	

# H01L 27/14812

# {Special geometry or disposition of pixel-elements, address lines or gate-electrodes}

### **Definition statement**

This place covers:

Lines and electrodes layouts, disposition of pixel elements such as the transfer gates, photodetectors of CCD-type imagers.

#### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Circuit arrangements for driving solid state imagers	H04N 25/00
--	------------

### H01L 27/14818

# {Optical shielding}

#### **Definition statement**

This place covers:

Shielding specific to CCDs.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Shielding in general for imagers

H01L 27/14623

# H01L 27/14825

# {Linear CCD imagers}

### **Definition statement**

This place covers:

CCD-imagers having a linear arrangement of the pixels, e.g. as fax heads or photocopiers

## H01L 27/14831

# {Area CCD imagers}

### **Definition statement**

This place covers:

Pixels in a 2D matrix form

# H01L 27/14837

# **{Frame-interline transfer}**


#### **Definition statement**

This place covers:

Combination of interline transfer with a frame transfer (see hereafter).

Each photodiode has a parallel CCD region which shifts charge vertically to a storage 2D matrix (one storage pixel per one photosensitive pixel). The charges stored in the storage matrix are then read out.

#### Example:



# {Interline transfer}

#### **Definition statement**

This place covers:

Each photodiode has a parallel CCD storage region covered by an opaque mask. After image data has been collected and transferred to the adjacent CCD storage region charge is CCD-shifted vertically to the readout IC.

## H01L 27/1485


# {Frame transfer}

#### **Definition statement**

This place covers:

The photosensitive 2D array has adjacent a 2D storage area, having a storage pixel per photosensitive pixel. The charges collected are transferred in parallel to the storage area for readout.

#### Example:



# H01L 27/14856

### {Time-delay and integration}

### **Definition statement**

This place covers:

Time delay and integration type CCD imager. Time delay and integration (TDI) relates to details of CCD imaging arrays operating in a TDI mode (the pixel clock rate must be matched to the image velocity).

## H01L 27/14862

# {CID imagers}

#### **Definition statement**

This place covers:

CID place the object to be imaged in contact with the sensor and use, typically, LEDs for the illumination of the object to be imaged.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Contact-type imagers	H01L 27/14678
,, ,	

## H01L 27/15

# including semiconductor components having potential barriers, specially adapted for light emission

#### **Definition statement**

This place covers:

Devices consisting of a plurality of monolithically integrated inorganic semiconductor light emitting diode (LED) components or consisting of inorganic semiconductor LED components monolithically integrated with other semiconductor components.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid assemblies of a plurality of individual LED devices	H01L 25/075
Hybrid assemblies of LED devices with other semiconductor devices	H01L 25/167
LED devices	H01L 33/00
LED devices with a plurality of light emitting regions	H01L 33/08
Printing devices using LED arrays as print heads	B41J 2/45
LCD displays	G02F 1/13
Devices consisting of semiconductor laser diode components monolithically integrated with other components	H01S 5/026
Displays having an organic semiconductor light emitting material or comprising a mixture of an inorganic and an organic semiconductor light emitting material (OLED displays)	H10K 59/00

### H01L 28/00

{Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor (testing or measuring during manufacture H01L 22/00; integration methods H01L 21/70; integrated circuits H01L 27/00; two-terminal components with a potential-jump or surface barrier H01L 29/00; resistors in general H01C; inductors in general H01F; capacitors in general H01G)}

#### **Definition statement**

This place covers:

- Passive two-terminal devices, i.e. resistors, capacitors and inductors, specially adapted for being integrated with other semiconductor devices
- Multistep processes for the fabrication of these two terminal devices

#### References

#### Limiting references

This place does not cover:

Integration methods	H01L 21/70
Testing or measuring during manufacture	H01L 22/00
Integrated circuits	H01L 27/00
Two-terminal components with a potential-jump or surface barrier	H01L 29/00

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Resistors in general	<u>H01C</u>
Inductors in general	<u>H01F</u>
Capacitors in general	<u>H01G</u>

## Special rules of classification

In case a single step of the multistep sequence would appear peculiar, it should also be classified in the corresponding single step, for example:

- H01L 21/02107 for the formation of insulating layers,
- H01L 21/283 H01L 21/288 for the formation of conductive layers,
- H01L 21/027 H01L 21/033 for lithographic aspects
- H01L 21/311 for etching insulating layers
- H01L 21/3213 for etching conductive layers

### H01L 29/00

Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof {; Multistep manufacturing processes therefor} (H01L 31/00 - H01L 33/00, H10K 10/00, H10N take precedence; details other than of semiconductor bodies or of electrodes thereof H01L 23/00; devices consisting of a plurality of solid state components formed in or on a common substrate H01L 27/00)

#### **Definition statement**

This place covers:

- Types of inorganic semiconductor components having potential barriers, adapted for rectifying, amplifying, oscillating or switching; Multistep manufacturing processes therefor.
- Types of components for integrated circuits being capacitors or resistors having potential barriers; Multistep manufacturing processes therefor.
- Details of semiconductor bodies of said components; Details of semiconductor bodies not otherwise provided for; Multistep manufacturing processes therefor.
- Details of electrodes of said components; Details of electrodes of semiconductor components not otherwise provided for; Multistep manufacturing processes therefor.

Further information:

**Definition statement** 

In this main group:

Said potential barriers may be of the PN junction type, the metal-semiconductor junction type, the metal-insulator-semiconductor type, the high-low junction type, the heterojunction type.

Said details of semiconductor bodies and said multistep manufacturing processes therefor are covered by groups <u>H01L 29/02</u> - <u>H01L 29/365</u>.

Said details of electrodes are covered by groups <u>H01L 29/40</u> - <u>H01L 29/518</u> except group <u>H01L 29/401</u>, and said multistep manufacturing processes therefor are covered by group <u>H01L 29/401</u> (pending reorganisation see group <u>H01L 21/28</u> and subgroups).

Said types of inorganic semiconductor components are covered by groups <u>H01L 29/66 - H01L 29/945</u> except groups <u>H01L 29/66007</u> and subgroups, <u>H01L 29/8605</u>, <u>H01L 29/92 - H01L 29/945</u>, and said multistep manufacturing processes therefor are covered by group <u>H01L 29/66007</u> and subgroups except <u>H01L 29/66022</u> and <u>H01L 29/66166 - H01L 29/66189</u>.

Said resistors are covered by group <u>H01L 29/8605</u>, and said multistep manufacturing processes therefor are covered by groups H01L 29/66022, H01L 29/6606 and H01L 29/66166.

Said capacitors are covered by groups  $\underline{\text{H01L }29/92}$  -  $\underline{\text{H01L }29/945}$ , and said multistep manufacturing processes therefor are covered by groups  $\underline{\text{H01L }29/66022}$ ,  $\underline{\text{H01L }29/6606}$  and  $\underline{\text{H01L }29/66174}$  -  $\underline{\text{H01L }29/66189}$ .

#### References

#### Limiting references

This place does not cover:

Details of semiconductor or other solid state devices other than details of semiconductor bodies or of electrodes thereof	H01L 23/00
Devices consisting of a plurality of solid state components formed in or on a common substrate	H01L 27/00
Semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof	H01L 31/00
Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof	H01L 33/00
Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers	H10K 10/00
Electric solid-state devices not otherwise provided for	<u>H10N</u>
Thermo-electric devices comprising a junction of dissimilar materials, i.e. exhibiting Seebeck or Peltier effect with or without other thermo-electric effects or thermomagnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof	H10N 10/00
Thermoelectric devices without a junction of dissimilar materials; Thermomagnetic devices, e.g. using Nernst-Ettinghausen effect; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof	H10N 15/00

Piezoelectric devices; Electrostrictive devices; Magnetostrictive devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof; Details thereof	H10N 30/00
Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof	H10N 50/00
Devices using superconductivity; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof	H10N 60/00
Solid state devices adapted for rectifying, amplifying, oscillating or switching having no potential barriers; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof	H10N 70/00
Bulk negative resistance effect devices, e.g. Gunn-effect devices; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof	H10N 80/00
Details peculiar to solid state devices not provided for in groups  H01L 27/00 – H01L 33/00, H10B 10/00 – H10B 53/00, H10B 69/00,  H10K 10/00, H10K 30/00, H10K 50/00, H10K 71/00, H10K 77/00,  H10K 85/00 and H10K 99/00 and not provided for in any other subclass	H10N 99/00

# Informative references

Processes or apparatuses adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof  Assemblies consisting of a plurality of individual semiconductor or other solid state devices  Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor  Single-crystal-growth, e.g. of semiconductor material, in general  Caonsitive or chemical field-effect transistors  Digital stores characterised by the use of particular electric elements; Storage elements therefore  Resistors in general  Ho1C  Capacitors in general  Ho1G  Ceramic barrier-layer capacitors  Ho1G 4/1272  Semiconductor lasers  Ho1S 5/00  Conversion of electric power  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Ho3E 3/00, Ho3E 5/00  Electronic switching or gating  Logic circuits; Inverting circuits  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part, Processes or apparatus specially adapted for the manufacture or treatment of such devices, or of parts thereof		
solid state devices  Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor  Single-crystal-growth, e.g. of semiconductor material, in general  Ion-sensitive or chemical field-effect transistors  Go1N 27/414  Digital stores characterised by the use of particular electric elements; Storage elements therefore  Resistors in general  Ho1C  Capacitors in general  Ho1G  Ceramic barrier-layer capacitors  Ho1G 4/1272  Semiconductor lasers  Ho1S 5/00  Conversion of electric power  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Ho3E  Ho3E 3/00, Ho3F 5/00  Electronic switching or gating  Logic circuits; Inverting circuits  Ho3K 19/00  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or		H01L 21/00
barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor  Single-crystal-growth, e.g. of semiconductor material, in general  Ion-sensitive or chemical field-effect transistors  Go1N 27/414  Digital stores characterised by the use of particular electric elements; Storage elements therefore  Resistors in general  Ho1C  Capacitors in general  Ho1G  Ceramic barrier-layer capacitors  Ho1G 4/1272  Semiconductor lasers  Ho1S 5/00  Conversion of electric power  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Ho3F 3/00, Ho3F 5/00  Electronic switching or gating  Ho3K 17/00  Logic circuits; Inverting circuits  Ho3K 19/00  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	, , , , , , , , , , , , , , , , , , ,	H01L 25/00
Ion-sensitive or chemical field-effect transistors  Go1N 27/414  Digital stores characterised by the use of particular electric elements; Storage elements therefore  Resistors in general  Ho1C  Capacitors in general  Ho1G  Ceramic barrier-layer capacitors  Ho1G 4/1272  Semiconductor lasers  Ho1S 5/00  Conversion of electric power  Ho2M  Generation of oscillations  Ho3B  Amplifiers with semiconductor devices as amplifying elements  Ho3F 3/00, Ho3F 5/00  Electronic switching or gating  Ho3K 17/00  Logic circuits; Inverting circuits  Ho5K 1/00, Ho5K 3/00  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	barrier for integrated circuits; Details thereof; Multistep manufacturing	H01L 28/00
Digital stores characterised by the use of particular electric elements; Storage elements therefore  Resistors in general  Capacitors in general  Ho1G  Ceramic barrier-layer capacitors  Ho1G 4/1272  Semiconductor lasers  Ho1S 5/00  Conversion of electric power  Ho2M  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Ho3F 3/00, H03F 5/00  Electronic switching or gating  Ho3K 17/00  Logic circuits; Inverting circuits  Ho3K 19/00  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Single-crystal-growth, e.g. of semiconductor material, in general	<u>C30B</u>
Storage elements therefore  Resistors in general H01C  Capacitors in general H01G  Ceramic barrier-layer capacitors H01G 4/1272  Semiconductor lasers H01S 5/00  Conversion of electric power H02M  Generation of oscillations H03B  Amplifiers with semiconductor devices as amplifying elements H03F 3/00, H03F 5/00  Electronic switching or gating H03K 17/00  Logic circuits; Inverting circuits H03K 19/00  Printed circuits H05K 1/00, H05K 3/00  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Ion-sensitive or chemical field-effect transistors	G01N 27/414
Capacitors in general  Ceramic barrier-layer capacitors  Semiconductor lasers  H01G 4/1272  Semiconductor lasers  H01S 5/00  Conversion of electric power  H02M  Generation of oscillations  H03B  Amplifiers with semiconductor devices as amplifying elements  H03F 3/00, H03F 5/00  Electronic switching or gating  H03K 17/00  Logic circuits; Inverting circuits  H03K 19/00  Printed circuits  H05K 1/00, H05K 3/00  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or		G11C 11/00
Ceramic barrier-layer capacitors  H01G 4/1272  Semiconductor lasers  H01S 5/00  Conversion of electric power  H02M  Generation of oscillations  H03B  Amplifiers with semiconductor devices as amplifying elements  H03F 3/00, H03F 5/00  Electronic switching or gating  H03K 17/00  Logic circuits; Inverting circuits  H03K 19/00  Printed circuits  H03K 19/00  H05K 1/00, H05K 3/00  H10K 99/00  H10K 99/00  H10K 99/00	Resistors in general	<u>H01C</u>
Semiconductor lasers  Conversion of electric power  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Electronic switching or gating  Logic circuits; Inverting circuits  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Capacitors in general	<u>H01G</u>
Conversion of electric power  Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  Electronic switching or gating  Logic circuits; Inverting circuits  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Ceramic barrier-layer capacitors	H01G 4/1272
Generation of oscillations  Amplifiers with semiconductor devices as amplifying elements  H03B  H03F 3/00, H03F 5/00  Electronic switching or gating  H03K 17/00  Logic circuits; Inverting circuits  H03K 19/00  Printed circuits  H05K 1/00, H05K 3/00  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Semiconductor lasers	H01S 5/00
Amplifiers with semiconductor devices as amplifying elements  Electronic switching or gating  Logic circuits; Inverting circuits  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Conversion of electric power	<u>H02M</u>
Electronic switching or gating  Logic circuits; Inverting circuits  Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Generation of oscillations	<u>H03B</u>
Logic circuits; Inverting circuits  Printed circuits  H03K 19/00  H05K 1/00, H05K 3/00  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Amplifiers with semiconductor devices as amplifying elements	H03F 3/00, H03F 5/00
Printed circuits  Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Electronic switching or gating	H03K 17/00
Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Logic circuits; Inverting circuits	H03K 19/00
a combination of organic materials with other materials as the active part; Processes or apparatus specially adapted for the manufacture or	Printed circuits	H05K 1/00, H05K 3/00
	a combination of organic materials with other materials as the active	H10K 99/00

# Special rules of classification

Classification of invention information is made in any one of the following 3 sets of groups if these sets of groups are relevant:

- H01L 29/02 H01L 29/36 for details of semiconductor bodies and multistep manufacturing processes therefor;
- H01L 29/40 H01L 29/51 for details of electrodes and multistep manufacturing processes therefor; and
- H01L 29/66 H01L 29/94 for types of components and multistep manufacturing processes therefor.

Classification of additional information through allocation of the Indexing Codes  $\underline{\text{H01L } 29/00}$  -  $\underline{\text{H01L } 29/94}$  is mandatory.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

alloy	homogeneous material having chemically combined atoms or ions in variable proportions, e.g. AlxGa(1-x)As
bidirectional	conducting main current in opposite directions
bandgap, band gap	difference between energy levels of electrons bound to their nuclei (valence electrons) and energy levels allowing electrons to migrate freely (conduction electrons)
bipolar device	device using both charge carrier types in operation, i.e. both electrons and holes
breakdown	sudden change to a very low dynamic electrical resistance, e.g. in a reverse biased pn-junction
channel stopper	means for limiting parasitic surface channel formation, usually a highly doped surface region in a lightly doped substrate of same conductivity type
charge carrier	electron (having a negative charge) or hole (having a positive charge)
circuit	plurality of electric elements interconnected to perform an electrical or electronic function
conductivity	ability of a material to conduct electric current
component	a single active or passive electric circuit element that may be formed in or on a common substrate
compound	homogeneous material having chemically combined atoms or ions in definite proportions, e.g. gallium arsenide (GaAs), silicon carbide (SiC)
device	electric circuit element
diode	two-terminal semiconductor component with non linear current-voltage characteristic

rogion other than the comisenductor hady itself which everts as
region other than the semiconductor body itself, which exerts an influence on the solid state body electrically, whether or not an external electrical connection is made thereto. The term covers capacitive or inductive coupling arrangements and an electrode may include several portions, e.g. metallic and dielectric regions of a capacitive coupling arrangement. Only those portions which exert an influence on the solid state body by virtue of their shape, size or disposition or the material of which they are formed are considered to be part of the electrode.
negative charge carrier
electric field shaping field-effect electrode
electric field shaping semiconductor region, e.g. to increase the breakdown voltage of an adjacent pn-junction
electric field shaping ring-shaped semiconductor region
junction of materials with relatively high and low doping concentration
unction of different materials
positive charge carrier, i.e. missing valence electron, valence band vacancy
unction of same material
quantum structure composed of a plurality of uncorrelated quantum wells
negative conductivity type, i.e. with electrons as majority charge carriers
non-rectifying contact
any structural unit included in a complete device
junction of materials of opposite conductivity types, i.e. n-type and p-type materials
positive conductivity type, i.e. with holes as majority charge carriers
potential well with one-dimensional confinement whereby quantum effects are achieved
potential well with two-dimensional confinement whereby quantum effects are achieved
potential well with three-dimensional confinement whereby quantum effects are achieved
rectifying metal-semiconductor contact
body of semiconductor material within which, or at the surface of which, the physical effects characteristic of the component occur
silicon-metal compound
with a built-in
quantum structure with a plurality of correlated quantum wells leading to the formation of mini-bands and mini-bandgaps across the whole structure
device using only one of both charge carrier types, i. e. either electrons or holes

# **Synonyms and Keywords**

In patent documents, the following words/expressions are often used as synonyms:

- atomic layer doping, atomic plane doping, delta doping, planar doping
- chip, die
- depletion region, space charge region
- electrode, contact
- Group IV, group 14: C, Si, Ge, Sn, Pb
- II-VI, group 12/16, e.g. CdTe
- III-V, AIIIBV, AIII-BV, group 13/15, e.g. GaAs
- intrinsic, undoped, not intentionally doped
- impurity, dopant, doping material
- polysilicon, poly-Si, polycrystalline silicon
- charge compensation, coolMOS, multi-RESURF, superjunction
- channel stopper, channel stop, chanstop

In patent documents, the following words/expressions are often used with the meaning indicated:

piece of semiconductor material, e.g. single crystal semiconductor
substrate, having one or more active or passive electric circuit elements
restriction of charge carriers to locations of reduced dimensions, e.g. quantum wells, field-effect induced potential wells
non-uniformity in crystal lattice
wavelength of a particle
region from which free charge carriers are expelled
semiconductor material wherein transition from the conduction to the valence band does not require a change in crystal momentum for an electron, e.g. gallium arsenide (GaAs)
number of dopant atoms per a given volume of semiconductor material, e.g. per cubic centimetre
number of dopant atoms per a given surface of semiconductor material, e.g. per square centimetre
point-to-point doping concentration throughout a semiconductor body or region thereof
added layer of semiconductor crystal taking on the same crystalline orientation as a semiconductor crystal substrate
oxide layer overlying a major surface of a device semiconductor body
electrically floating gate electrode, e.g. having no direct electrical connection, usually used for charge storage
voltage applied in a current conducting direction
semiconductor material wherein transition from the conduction to the valence band requires a change in crystal momentum for an electron, e.g. silicon (Si)
surface region in a semiconductor material wherein the minority carrier concentration is larger than the majority carrier concentration, e.g. induced by field-effect

Latch-up	regenerative feedback loop thyristor-type conducting state, being parasitic in e.g. non thyristor-type components due to loss of gating capability
Lifetime killer	deep level impurity creating a potential trap for charge carriers in the forbidden band remote from the conduction and valence bands thereby reducing charge carrier lifetime
Majority carrier	more abundant charge carrier
Minority carrier	less abundant charge carrier
Polycide	polysilicon-silicide stack
Recombination center, deep level center	potential trap for charge carriers in the forbidden band remote from the conduction and valence bands
Reverse bias	voltage applied in a current blocking direction
Shockley diode	two-terminal thyristor
Silicon controlled rectifier (SCR)	three-terminal thyristor
Salicide process	self-aligned silicide process
Wide band gap semiconductor material	semiconductor material with a band gap larger than 1.7 eV, e.g. SiC, GaN, diamond

# H01L 29/66227

{the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices}

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

BBT	Bulk Barrier Transistor	
CHINT	CHarge INjection Transistor	
FCTh	Field Controlled Thyristor	
IGBT	Insulated Gate Bipolar Transistor	
IPG	In-plane Gate Transistor	
HET	Hot Electron Transistor	
HFET	Heterojunction Field Effect Transistor	
JFET	Junction Field Effect Transistor	
MBT	Metal Base Transistor	
MISFET	Metal-Insulator-Field Effect Transistor	
PBT	Permeable Base Transistor	
PDBT	Planar Doped Barrier Transistor	
RHET	Resonant Tunnelling Hot Electron Transistor	
RTT	Resonant Tunnelling Transistor	
SET	Single Electron Transistor	
SIT	Static field Induction Transistor	
SiTh	Thyristor	

VMT	Velocity Modulation Transistor
VIVII	Velocity Modulation Transistor

### H01L 29/66242

{Heterojunction transistors [HBT] (with an active layer made of a group 13/15 material H01L 29/66318)}

#### **Definition statement**

This place covers:

For multistep processes, a junction between two regions of the same material but in a different crystalline state, e.g. amorphous silicon or polysilicon emitters on single crystalline silicon, is not considered as an heterojunction

## H01L 29/66363

# {Thyristors}

#### **Definition statement**

This place covers:

So-called FCTh, SITh and FCD are classified in H01L 29/6609.

### H01L 29/665

{using self aligned silicidation, i.e. salicide (formation of conductive layers comprising silicides H01L 21/28518)}

### Special rules of classification

Documents are classified in this group when they are concerned with avoiding a short circuit between source or drain and gate.

Improving the source or drain contact is classified elsewhere, e.g. <u>H01L 21/28518</u>.

Improving the gate is also classified elsewhere, e.g. <u>H01L 21/28052</u>.

To note the mere presence of salicide, the corresponding Indexing Code is systematically allocated

### H01L 29/66507

{providing different silicide thicknesses on the gate and on source or drain}

#### **Definition statement**

This place covers:

It follows from the definition that source / drain with different silicide thicknesses are also classified here, as at least one of the thickness of the source / drain silicide is different from the thickness of the gate silicide

### H01L 29/66545

{using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate}

## Special rules of classification

Processes where only a part of the gate is a dummy layer, e.g. part of a silicide stemming from the silicidation of polysilicon, are also classified in this group.

#### H01L 29/66863

# {Lateral single gate transistors}

#### References

#### Limiting references

This place does not cover:

Manufacturing of the gate itself	H01L 21/28
----------------------------------	------------

## Special rules of classification

Processes wherein there are no source and drain semiconductor regions formed in the active layer, i.e. no high-temperature, e.g. a 800°C, step is required for these regions, are classified in this group.

Examples: S&D deposited on the active layer;

No S&D regions at all, e.g. alloyed contacts;

Gate recess etched through S&D layer(s).

# H01L 29/66871

{Processes wherein the final gate is made after the formation of the source and drain regions in the active layer, e.g. dummy-gate processes}

### **Definition statement**

This place covers:

Processes wherein the drain is formed before the final gate but wherein a LDD or the like is formed after

# H01L 29/66969

{of devices having semiconductor bodies not comprising group 14 or group 13/15 materials (comprising selenium or tellurium in uncombined form other than as impurities in semiconductor bodies of other materials, comprising cuprous oxide or cuprous iodide H01L 21/02365)}

#### Special rules of classification

The single step processes forming the multistep should also be classified independently of the multistep, provided the single step gives significant information.

Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof (H10K 30/00) takes precedence; devices consisting of a plurality of solid state components formed in, or on, a common substrate, other than combinations of radiation-sensitive components with one or more electric light sources, H01L 27/00)

#### References

## Limiting references

This place does not cover:

Devices consisting of a plurality of solid state components formed in, or on, a common substrate, other than combinations of radiation-sensitive components with one or more electric light sources	H01L 27/00
Organic photosensitive devices	H10K 30/00

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Imager structures consisting of a plurality of semiconductor or other solid- state components formed in or on a common substrate	H01L 27/146
Production of heat using solar heat	<u>F24S</u>
Measurement of X-radiation, gamma radiation, corpuscular radiation or cosmic radiation with semiconductor detectors	G01T 1/24
Measurement of X-radiation, gamma radiation, corpuscular radiation or cosmic radiation with resistance detectors	G01T 1/26
Measurement of neutron radiation with semiconductor detectors	G01T 3/08
Couplings of light guides with optoelectronic elements	G02B 6/42
Arrangement for obtaining electrical energy from radioactive sources	G21H 1/00
Electrolytic light sensitive devices, e.g. dye sensitized solar cells	H01G 9/20

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Homojunction	p-n junction involving both p and n regions made out of the same material, with the same composition and the same structure (only the doping species change).
Heterojunction	p-n junction involving two different materials, the difference being in the structure and/or the composition (examples: p-type amorphous silicon / n-type crystalline silicon; GaAs/GaAlAs)
Tandem solar cell	A plurality of junctions are monolithically stacked on one another, forming a multiple junction solar cell
Schottky contact	Rectifying (non-ohmic) metal/semiconductor contact

Glossary of terms

Group 14 elements	Formerly known as group IVa elements (C, Si, Ge, Sn, Pb)
Coating	A "coating" is a thin layer deposited on the surface of the semiconductor device and only on its surface, having passivating or optical (ex: AR) effects.
Encapsulation	An "encapsulation" is an enclosure which consists of one or more layers formed on the body and in intimate contact therewith. Compared to a "coating", an "encapsulation" is usually a much thicker film (used for protecting the device from the outside) which also usually wraps the edges of the device.
Container	Enclosure forming part of the complete device and is essentially a solid construction in which the body of the device is placed, or which is formed around the body without forming an intimate layer thereon.
Apparatus	A category of subject matter which is a machine or device, described in terms of its functional capabilities or structural features, that is used to make a product, or to carry out a non-manufacturing process or activity.
Electrodes	Regions in or on the body of the device (other than the solid state body itself), which exert an influence on the solid state body electrically, whether or not an external electrical connection is made thereto. In electrode arrangements including several portions only those portions which exert an influence on the solid state body by virtue of their shape, size or disposition or the material of which they are formed are considered to be part of the electrode. The other portions are considered to be "arrangements for conducting electric current to or from the solid state body" or "interconnections between solid state components formed in or on a common substrate", i.e. leads.
Up- or down conversion	Transformation of incident photons having wavelengths into different wavelengths (longer or shorter) in order to increase absorption of the photoactive part of the device (usually using luminescent materials)
Photoelectric devices	Light sensitive devices based on the photoelectric effect, including both photovoltaic devices (solar cells) and photodetecting devices (photosensors)
Photoconductive material	Material in which the electrical conductivity changes when light is absorbed by said material
Superlattice	Periodic structure involving alternating semiconductor layers, the thickness of each layer being typically of a few nanometres and in which quantum effects take place. The difference between adjacent layers lies in the composition and/or the doping.
Intrinsic layer	Semiconductor layer which is not intentionally doped

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

A-Si, α-Si	amorphous silicon
C-Si	crystalline silicon
Mc-Si, muc-Si, μc-Si, μ-Si	microcrystalline silicon
Poly-Si	polycrystalline silicon

PIN	P-N junction with thick intrinsic layer in between
AIBIIICVI compound	I-III-VI compound, chalcogenides, chalcopyrites
CIS	CulnSe <sub>2</sub>
CIGS	CulnGaSe <sub>2</sub>
CIGSS	CulnGaSSe
TCO	Transparent conducting oxide
ITO	Indium Tin Oxide
FTO	Fluorine doped tin oxide
AZO	Aluminium doped Zinc Oxide
GZO	Gallium doped Zinc Oxide
QW	Quantum well
MQW	Multiple Quantum Well
HIT	Heterojunction with Intrinsic Thin-layer
PERL solar cell	Passivated Emitter Rear Locally Diffused solar cell
ARC, AR	Anti-reflective coating
MPPT	Maximum Power Point Tracking
MWT	Metal Wrap Through
FMWT	Front Metal Wrap Through
EWT	Emitter Wrap Through
IBC	Interdigitated Back Contact (solar cells)
BSR	Back Surface Reflector
BSF	Back Surface Field
PV	Photovoltaic
IR	Infrared
UV	Ultraviolet
CVD	Chemical Vapour Deposition
PVD	Physical Vapour Deposition
LPE	Liquid Phase Epitaxy
ALD	Atomic Layer Deposition
MOCVD	Metal Organic Chemical Vapour Deposition
PECVD	Plasma Enhanced Chemical Vapour Deposition
MBE	Molecular Beam Epitaxy
MIS	Metal Insulator Semiconductor

# **Details**

# **Definition statement**

This place covers:

• Identification marks

**Definition statement** 

- · Nozzles for washing solar modules
- · Storage details or shipping means for solar cells
- · Design details, camouflage

#### References

#### Limiting references

This place does not cover:

Particular substrate for thin film solar cells	H01L 31/0392
Particular substrate for bulk photovoltaic cells	H01L 31/06
Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof, e.g. deposition methods	H01L 31/18

# H01L 31/02002

# {Arrangements for conducting electric current to or from the device in operations}

#### **Definition statement**

This place covers:

Details of electrical interconnection of packaging;

Arrangements being portions of the electrical connections to the devices but not being an electrode, i.e. having direct electrical contact with the body of the device.

#### References

#### Limiting references

This place does not cover:

Electrodes	H01L 31/022425, H01L 31/022466
Electrical interconnection between solar cells for thin film solar cells:	H01L 31/046
Electrical interconnection between solar cells for bulk solar cells	H01L 31/05

# Special rules of classification

This specific subgroup (<u>H01L 31/02002</u>) is only relevant if the potential barrier of the device is not mentioned, i.e. when it is not clear if the device concerned is a photoconductive or a junction device); If there is a potential junction, then <u>H01L 31/02005</u>, if the device is a solar cell or a solar module, then H01L 31/02008.

### H01L 31/02005

# **(for device characterised by at least one potential jump barrier or surface barrier)**

#### **Definition statement**

This place covers:


Details of electrical interconnection of packaging for devices involving a potential barrier.

# {for solar cells or solar cell modules}

### **Definition statement**

This place covers:

Special electrical connections of a solar cell or a solar module, i.e. to conduct electrical current to an external load.



contact terminal 40

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Connection between cells within a module for thin film solar cells	H01L 31/046
Connection between cells within a module for bulk solar cells	H01L 31/05
Wiring substrates, e.g. for back contacted solar cells	H01L 31/0516
Electrical connection means, e.g. junction boxes, specially adapted for structural association with photovoltaic modules	H02S 40/34

# H01L 31/02016

# {Circuit arrangements of general character for the devices}

### References

#### Informative references

Systems for regulating electric or magnetic variables	<u>G05F</u>
Circuits arrangements or systems for supplying or distributing electric power	<u>H02J</u>

{for solar cells (electrical connection means, e.g. junction boxes, specially adapted for structural association with photovoltaic modules H02S 40/34)}

#### References

#### Limiting references

This place does not cover:

Electrical connection means, e.g. junction boxes, specially adapted for	H02S 40/34
structural association with photovoltaic modules	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Circuitry associated to or formed in the module, e.g. bypass diodes associated with the serial interconnection between cells of the module	H01L 31/044, H01L 31/05
MPPT systems	G05F 1/67

# H01L 31/02024

# {Position sensitive and lateral effect photodetectors; Quadrant photodiodes}

#### **Definition statement**

This place covers:

Photodetectors sensitive to the position of the light beam, for alignment

Quadrant photodiodes, i.e. 4 pixels-photodetectors - and only 4 -, for position adjustment.

### References

#### Limiting references

This place does not cover:

Photodetectors having more than 4 pixels	H01L 27/146.

# H01L 31/02027

# {for devices working in avalanche mode}

### **Definition statement**

This place covers:

Specific circuitry used with avalanche photodiodes

Containers; Encapsulations {, e.g. encapsulation of photodiodes} (for photovoltaic devices H01L 31/048; for organic photosensitive devices H10K 30/80)

### **Definition statement**

This place covers:

Packaging aspects for single photosensitive components: Housing, transparent windows or resins.

#### References

## Limiting references

This place does not cover:

Housing/encapsulation for photovoltaic devices	H01L 31/048
Containers/encapsulation for organic photosensitive devices	H10K 30/88

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers not specific to light sensitive devices (microelectronic)	H01L 23/02
Assemblies consisting of a plurality of individual semiconductor or other solid-state devices, e.g. the devices having separate containers	H01L 25/00
Optical elements or arrangements associated with semiconductor devices sensitive to infra-red radiation, light, electromagnetic radiation of shorter wavelength specially adapted for the control of electrical energy by such radiation	H01L 31/0232
Optical elements directly associated or integrated with the PV cell	H01L 31/054
Light absorption and re-emission at a different wavelength by the optical element directly associated or integrated with the PV cell, e.g. luminescent sheets for up or down-conversion	H01L 31/055
Packaging for devices classified in groups	H01L 31/14, H01L 31/16
Semiconductor devices specially adapted for light emission, characterised by the semiconductor body package	H01L 33/48
Sealing arrangements of electroluminescent light sources	H05B 33/04
Encapsulation of light emitting devices	H10K 50/80

# H01L 31/0216

# Coatings (H01L 31/041 takes precedence)

### **Definition statement**

This place covers:

Photosensitive semiconductor devices on which one or more layer(s) are directly deposited - as opposed to "optical elements" which are placed above or upon the device) - e.g. involving electrically passivating properties or optical enhancing properties.

#### References

## Limiting references

This place does not cover:

Provisions for preventing damage caused by corpuscular radiation, e.g.	H01L 31/041
for space applications	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Luminescent layers for photodetectors	H01L 31/02322
Encapsulation of solar cells	H01L 31/048
PV devices comprising luminescent layers	H01L 31/055
Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof, e.g. passivation methods	H01L 31/18
Passivation and encapsulation of organic photosensitive devices	H10K 30/88

# Special rules of classification

If the layer is texturized, then classify in both (subgroup of) H01L 31/0216 and H01L 31/0236.

# H01L 31/02161

# **(for devices characterised by at least one potential jump barrier or surface barrier)**

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Coatings of integrated photosensitive devices (imagers)	H01L 27/1462

# H01L 31/02162

{for filtering or shielding light, e.g. multicolour filters for photodetectors}

#### References

#### Informative references

Colour filter arrangements of integrated photosensitive devices (imagers)	H01L 27/14621
---	---------------

# {for shielding light, e.g. light blocking layers, cold shields for infrared detectors}

#### **Definition statement**

This place covers:

Light shielding layers to protect circuitry, for instance the transistor of the pixel.

Also used to detect and subtract dark current in photodetectors.

#### References

## Limiting references

This place does not cover:

Optical shielding of integrated devices	H01L 27/14623
---	---------------

# H01L 31/02165

# {using interference filters, e.g. multilayer dielectric filters (interference filters G02B 5/28)}

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Interference filters	G02B 5/28
----------------------	-----------

# H01L 31/02167

# {for solar cells}

#### **Definition statement**

This place covers:

Passivation layer or any kind of coating protection specially adapted for photovoltaic cells.

#### References

#### Limiting references

This place does not cover:

Special textures or texturization of surfaces	H01L 31/0236
Solar cell encapsulations	H01L 31/048

#### Informative references

Interference filters	G02B 5/28
----------------------	-----------

# {the coatings being antireflective or having enhancing optical properties for the solar cells}

#### **Definition statement**

This place covers:

Multilayer coatings, e.g. double layer AR coatings for solar cells.

#### References

#### Limiting references

This place does not cover:

Special surface textures or texturization methods	H01L 31/0236
Luminescent layers for solar cells	H01L 31/055

# H01L 31/0224

### **Electrodes**

### **Definition statement**

This place covers:

Electrodes and manufacturing methods thereof.

#### References

## Limiting references

This place does not cover:

	1
Electrodes for organic photosensitive devices	H10K 30/81

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Methods for making electrodes are in	H01L 31/0224
Methods for making a transparent electrode	H01L 31/1884

# H01L 31/022408

# **(for devices characterised by at least one potential jump barrier or surface barrier)**

### **Definition statement**

This place covers:

Electrodes or electrode structures for photodiodes, phototransistors and photoconductor devices, and the fabrication thereof.

## {for solar cells}

#### **Definition statement**

This place covers:

Electrode structures for solar cells and fabrication methods.

#### References

#### Limiting references

This place does not cover:

Transparent electrodes (including for solar cells)	H01L 31/022466
Interconnections between cells within a module when the cells are not integrated on the same substrate	H01L 31/05
Method for forming transparent electrode	H01L 31/1884
Electrodes for photo electrochemical cells (DSSC, Grätzel type) for counter electrode	H01G 9/2022

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Series interconnection structures of thin film solar cells in a module	H01L 31/046
--	-------------

### Special rules of classification

Methods for forming solar cell electrodes are classified here and not in <u>H01L 31/18</u>, except the method for forming transparent electrode, which is classified in <u>H01L 31/1884</u>.

For electrodes of thin film solar cells, double classification is made in <u>H01L 31/022425</u> and <u>H01L 31/046</u>, but not for the series interconnection structures of thin film solar cells in a module, which is covered by <u>H01L 31/046</u>.

## H01L 31/022433

# {Particular geometry of the grid contacts}

# **Definition statement**

This place covers:

Specific patterns of front electrodes.

# Special rules of classification

Specific transversal sections of electrodes or back electrodes are covered by H01L 31/022425.

# {made of transparent conductive layers, e.g. TCO, ITO layers}

#### **Definition statement**

This place covers:

Transparent electrodes for photodetectors and/or solar cells.

#### References

#### Limiting references

This place does not cover:

Method for manufacturing a transparent electrode	H01L 31/1884

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Transparent electrodes for light emitting devices	H01L 33/42
Material composition, e.g. conductive oxides	H01B 1/08
Transparent electrodes for organic light sensitive devices	H10K 30/82

# Special rules of classification

If both method and material are relevant, then both H01L 31/022466 and H01L 31/1884.

Give this group symbol if some absorption curves or other optical properties of the TCO layers are disclosed.

# H01L 31/0232

Optical elements or arrangements associated with the device (<u>H01L 31/0236</u> takes precedence; for photovoltaic cells <u>H01L 31/054</u>; for photovoltaic modules H02S 40/20)

#### **Definition statement**

This place covers:

Optical elements used for focusing, reflecting or diffracting light and associated with the photosensitive device.

#### References

## Limiting references

This place does not cover:

Surface textures for light trapping effects	H01L 31/0236
Optical elements for photovoltaic cells	H01L 31/054
Light-reflecting or light-concentrating means specially adapted for PV modules	H02S 40/20

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Imager structures, e.g. microlenses for CCDs	H01L 27/146
ager en detailed, e.g. misreienede ier eege	<u> </u>

### Special rules of classification

Plasmonic structures: if part of Schottky junctions, then see  $\underline{\text{H01L 31/1085}}$  (MSM). If purely optical, then here (or  $\underline{\text{H01L 31/02322}}$ )

## H01L 31/02322

# {comprising luminescent members, e.g. fluorescent sheets upon the device}

### **Definition statement**

This place covers:

Luminescent element meant for converting incident wavelengths into different wavelengths, better suited to the spectral absorption of the device (so called "up-conversion" or "down-conversion").

### References

### Limiting references

This place does not cover:

Luminescent element for solar cells	H01L 31/055

# H01L 31/0236

### Special surface textures

### **Definition statement**

This place covers:

- Surface textures specially adapted for light trapping effects, for both photodetectors and solar cell devices
- · Texturization methods

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Chemical or electrical treatment, e.g. etching, of semiconductors	H01L 21/306
Light emitting devices with a roughened surface	H01L 33/22

# Special rules of classification

Texturization methods are covered by this group, and not in H01L 31/18.

### Synonyms and Keywords

Corrugated surface; protrusions; projections; roughened surface; pyramidal structures (for silicon); light trapping.

# Arrangements for cooling, heating, ventilating or temperature compensation (for photovoltaic devices H01L 31/052)

### **Definition statement**

This place covers:

Cooling arrangements for photodetectors

### References

### Limiting references

This place does not cover:

Cooling arrangements for photovoltaic devices	H01L 31/052
---	-------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cooling apparatuses in general, e.g. arrangement or mounting of	F25D 19/00
refrigeration units	

## H01L 31/0248

# characterised by their semiconductor bodies

### **Definition statement**

This place covers:

Photodetectors and solar cells having a particular semiconductor body

The "particularity" can be:

- the nature of the material (specific composition, special doping species)
- material shapes or dimensions
- the crystalline structure

### Special rules of classification

This group and subgroups thereof are only used for classifying invention information, e.g. not every document dealing with group IV materials is classified  $\frac{\text{Ho1L 31/028}}{\text{Ho1L 31/028}}$ 

# H01L 31/0256

### characterised by the material

### **Definition statement**

This place covers:

Device characterized by the material used as active layer having a specific composition, i.e. the light absorbing semiconductor material

### Limiting references

This place does not cover:

Materials which are not active materials	H01L 31/0216
Manufacturing methods	H01L 31/18
Organic semiconductor materials	H10K 30/00

### H01L 31/0264

# **Inorganic materials**

### **Definition statement**

This place covers:

Inorganic semiconductor materials forming the active part of photosensitive devices, photodetectors and photovoltaic devices

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Organic semiconductor materials	H10K 85/00

# H01L 31/028

# including, apart from doping material or other impurities, only elements of Group IV of the Periodic Table

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Documents relating to the Staebler-Wronski effect	H01L 31/03767
, · · · · · · · · · · · · · · · · · · ·	H01L 31/1804, H01L 21/02104

# Special rules of classification

This group covers only devices with specificity in the group IV material. This group symbol is not given as an index code to all documents referring to a photoelectric structure comprising group IV elements.

{comprising porous silicon as part of the active layer(s) (porous silicon as antireflective layer for photodiodes H01L 31/0216; for solar cells H01L 31/02168)}

### References

### Limiting references

This place does not cover:

Porous silicon as antireflective layer for photodiodes	H01L 31/0216
Porous silicon as antireflective layer for solar cells	H01L 31/02168

# H01L 31/02966

# {including ternary compounds, e.g. HgCdTe}

### **Definition statement**

This place covers:

HgCdTe compounds having a low bandgap, e.g. for IR photodetector

# H01L 31/03046

{including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP}

### **Definition statement**

This place covers:

Ternary or quaternary compounds having a specific stoichiometry, absorption spectrum or band gap

### H01L 31/0321

{characterised by the doping material (<u>H01L 31/0323</u>, <u>H01L 31/0325</u> take precedence)}

### References

### Limiting references

This place does not cover:

Chalcopyrite compounds characterised by the doping material	H01L 31/0323
Chalcogenide compounds characterised by the doping material	H01L 31/0325

# H01L 31/0322

{comprising only  $A_iB_{III}C_{VI}$  chalcopyrite compounds, e.g. Cu In  $Se_2$ , Cu Ga  $Se_2$ , Cu In  $Ga Se_2$ }

# **Definition statement**

This place covers:

CIS and CIGS materials and deposition methods.

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Forming chalcogenide semiconducting materials not being oxides on a substrate	H01L 21/02568
Heterojunction solar cells including a I-III-VI active layer	H01L 31/0749
Coating by vacuum evaporation, by sputtering or by ion implantation of sulphides, selenides or tellurides	C23C 14/0623
Reactive treatment with sulphur or selenium after deposition	C23C 14/5866

# Special rules of classification

Methods for forming CIS or CIGS are classified here, not in H01L 31/18.

### H01L 31/03365

# {comprising only Cu<sub>2</sub>X / CdX heterojunctions, X being an element of Group VI of the Periodic Table}

### **Definition statement**

This place covers:

Cu<sub>2</sub>O/CdS and Cu<sub>2</sub>S/CdS heterojunction devices

### H01L 31/0352

# characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions

### **Definition statement**

This place covers:

Photoelectric devices in which the active layer is characterized by some geometrical aspects.

The substrate or body of the device on which the active layer is formed

Devices comprising nanodots, quantum dots, quantum wires, as active material

Active layers involving quantum effects, e.g. quantum dots and intermediate band solar cells

Photoactive nanotubes or nanowires

# Relationships with other classification places

Geometrical aspects of other parts of the device than active layer and body are classified with said other parts, e.g. electrodes	H01L 31/0224
Semiconductor particles embedded in insulating material	H01L 31/0384
Nanotubes or nanowires forming an heterojunction with an organic semiconductor material	H10K 30/352

# {Superlattices; Multiple quantum well structures}

### **Definition statement**

This place covers:

Photodetectors and photovoltaic cells involving superlattices or multiple quantum wells.

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Octriconductor hanoparticles within a matrix	Semiconductor nanoparticles within a matrix	H01L 31/0384
--	---	--------------

# Synonyms and Keywords

Superlattices, quantum wells, MQW (multiple quantum wells), quantum dots, quantum wires, quantum boxes, nanodots, nanorods.

### H01L 31/035272

# {characterised by at least one potential jump barrier or surface barrier}

### **Definition statement**

This place covers:

Photodetectors and also solar cells having at least one potential jump barrier.

# H01L 31/035281

# {Shape of the body}

## **Definition statement**

This place covers:

Devices having special shapes of the device body, e.g. cylindrical or spherical bodies:





Fig 6 of EP1253649

# {Shape of the potential jump barrier or surface barrier}

### **Definition statement**

This place covers:

Sawteeth, interdigitated junctions



P1005095

# H01L 31/036

# characterised by their crystalline structure or particular orientation of the crystalline planes

### **Definition statement**

This place covers:

Polycrystalline semiconductors

Amorphous materials

Crystalline particles in an amorphous matrix

Metallic or insulating substrates used for thin film deposition

Particular orientation of the crystalline planes of e.g. substrates or body in the device:




Figure 1 of EP1302976

### H01L 31/036 (continued)

**Definition statement** 

Semiconducting whiskers

### References

### Limiting references

This place does not cover:

Porous silicon as active material	H01L 31/0284
-----------------------------------	--------------

# H01L 31/0368

including polycrystalline semiconductors (H01L 31/0392 takes precedence)

# References

# Limiting references

This place does not cover:

	•
Thin films deposited on metallic or insulating substrates	H01L 31/0392

# H01L 31/03682

{including only elements of Group IV of the Periodic Table}

### **Definition statement**

This place covers:

Polysilicon devices

# H01L 31/0376

including amorphous semiconductors (H01L 31/0392 takes precedence)

### References

### Limiting references

This place does not cover:

Thin films deposited on metallic or insulating substrates	H01L 31/0392
---	--------------

# H01L 31/03762

{including only elements of Group IV of the Periodic Table}

### **Definition statement**

This place covers:

Amorphous silicon devices

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Deposition methods of amorphous silicon	H01L 31/202,
	H01L 21/02365, C23C

# Special rules of classification

This group symbol is given, if specific aspects of amorphous material are disclosed.

### H01L 31/03767

# {presenting light-induced characteristic variations, e.g. Staebler-Wronski effect}

### **Definition statement**

This place covers:

Subject-matter which describes the Staebler-Wronski effect or aims at solving problems and drawbacks related to this effect.

### H01L 31/0384

including other non-monocrystalline materials, e.g. semiconductor particles embedded in an insulating material (H01L 31/0392 takes precedence)

# **Definition statement**

This place covers:

Semiconductor particles, e.g. nanoparticles, in a dielectric matrix

Semiconductor particles, e.g. nanoparticles, in an inorganic semiconductor matrix

### References

# Limiting references

This place does not cover:

Semiconductor devices including thin films	H01L 31/0392
_	

### Glossary of terms

In this place, the following terms or expressions are used with the meaning indicated:

MGL	Monograin layer also called monograin membrane, i.e. powder
	particles embedded within a polymer membrane

including thin films deposited on metallic or insulating substrates {; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate (textured substrates H01L 31/02366)}

#### **Definition statement**

This place covers:

Thin films deposited on "cheap" substrates, e.g. glass, metal, ceramic substrates

Barrier layers used to avoid out-diffusion of impurities from said "cheap" substrates

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

I-III-VI (chalcopyrite) compounds deposited on a flexible substrate	H01L 31/03923
II-VI materials deposition on non-semiconductor substrates	H01L 31/1836
III-V materials deposition on non-semiconductor substrates	H01L 31/1852
Flexible substrates for photoelectrochemical solar cells	H01G 9/2095

# Special rules of classification

Classification is given with this symbol whenever a detailed substrate is described.

### H01L 31/03921

### {including only elements of Group IV of the Periodic Table}

### **Definition statement**

This place covers:

Non semiconductor substrates on which only group IV thin film devices are deposited, e.g. amorphous silicon devices on metallic or insulating substrates.

### H01L 31/04

adapted as photovoltaic [PV] conversion devices (testing thereof during manufacture {H01L 22/00}; testing thereof after manufacture H02S 50/10)

### **Definition statement**

This place covers:

Semiconductor devices sensitive to light and adapted for the direct conversion of the light into electrical energy for the purpose of providing electrical energy (not for light detection purposes).

### Relationships with other classification places

This group and subgroups do not cover organic light sensitive devices, which are covered by H10K 30/00 as expressed by the limiting reference after H01L 31/00.

Relationships with other classification places

This group and subgroups also do not cover electrolytic light sensitive devices, e.g. dye sensitized solar cells, which are covered by  $\underline{\text{H01G 9/20}}$ , as expressed by the limiting reference to  $\underline{\text{H01G 9/00}}$  after the sub class title of  $\underline{\text{H01L}}$ .

### References

# Limiting references

This place does not cover:

Testing of PV devices during manufacture	H01L 22/00
Electrolytic light sensitive devices, e.g. dye sensitized solar cells	H01G 9/20
Testing of PV devices after manufacture	H02S 50/10
Organic solar cells	H10K 30/00

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Imager structures consisting of a plurality of semiconductor or other solid- state components formed in or on a common substrate	H01L 27/146
Electrodes at the cell level	H01L 31/0224
Devices in which radiation controls flow of current through the device, e.g. photodetectors	H01L 31/08
Production of heat using solar radiation	<u>F24S</u>
Measurement of X-radiation, gamma radiation, corpuscular radiation or cosmic radiation with semiconductor detectors	G01T 1/24
Measurement of X-radiation, gamma radiation, corpuscular radiation or cosmic radiation with resistance detectors	G01T 1/26
Measurement of neutron radiation with semiconductor detectors	G01T 3/08
Couplings of light guides with optoelectronic elements	G02B 6/42
Arrangement for obtaining electrical energy from radioactive sources	G21H 1/12
Electrochemical current or voltage generators	H01M 6/00 - H01M 16/00

# Special rules of classification

- The group <u>H01L 31/04</u> itself only includes subject-matter where the nature of the light converting material is not clear.
- Devices including photovoltaic cells as power source, wherein the document does not disclose any structural details regarding said photovoltaic devices, should be classified in the relevant groups for said device as such.

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Homojunction	pn junction involving both p and n regions made out of the same material, with the same composition and the same structure (only the doping species change).
Heterojunction	pn junction involving two different materials, the difference lying in the crystal structure and/or the composition (example : p-type amorphous silicon / n-type crystalline silicon)

Glossary	of	terms
----------	----	-------

P-i-n structure	P-N junction with thick intrinsic layer in between, whereby the intrinsic interlayer is the major part of the absorbing layer, i.e. not Heterojunction with Intrinsic Thin-layer solar cells
Heterojunction with Intrinsic Thin-layer solar cells	P-N structures including a very thin intrinsic inter-layer, which is not the absorbing layer of the structure
Tandem solar cell	a plurality of junctions are monolithically stacked on one another (for lateral integration, see H01L 27/142)
Schottky contact	rectifying (non-ohmic) metal/semiconductor contact
Group 14 elements	formerly known as Group IVA elements (C, Si, Ge, Sn, Pb)
Conversion devices	light sensitive devices specially adapted for conversion of light into electrical energy, not for the purpose of light detection
MIS	Metal Insulator Semiconductor

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

a-Si, α-Si	amorphous silicon
c-Si	crystalline silicon
mc-Si, muc-Si	microcrystalline silicon
poly-Si	polycrystalline silicon
PIN, p-i-n	P-N junction with thick intrinsic layer in between
AIBIIICVI compound	I-III-VI compound, chalcogenides, chalcopyrites
CIS	CulnSe2
CIGS	CulnGaSe2
CIGSS	CulnGaSSe
TCO	Transparent conducting oxide
ITO	Indium Tin Oxide
AZO	Aluminium doped Zinc Oxide
GZO	Gallium doped Zinc Oxide
QW	Quantum well
MQW	Multiple Quantum Well
HIT	Heterojunction with Intrinsic Thin-layer
PERL solar cell	Passivated Emitter Rear Locally Diffused solar cell
ARC	Anti-reflective coating
MPPT	Maximum Power Point Tracking
MWT	Metal Wrap Through
FMWT	Front Metal Wrap Through
EWT	Emitter Wrap Through
IBC	Interdigitated Back Contact (solar cells)

In patent documents, the following words/expressions are often used with the meaning indicated:

"solar cells"	"photovoltaic cells"
---------------	----------------------

# Provisions for preventing damage caused by corpuscular radiation, e.g. for space applications

### **Definition statement**

This place covers:

- Photovoltaic devices specially adapted for space applications.
- Special features to improve the radiation resistance of the PV cell to avoid radiation damage

#### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Semiconductor devices sensitive to very short wavelengths, e.g. X-rays, gamma-rays or corpuscular radiation	H01L 31/115
Space applications, e.g. power supply for satellites made of solar cell modules	B64G 1/00

# H01L 31/042

# PV modules or arrays of single PV cells (supporting structures for PV modules H02S 20/00)

### **Definition statement**

This place covers:

- PV cell arrays, modules or panels. The PV cells used here are normally of the crystalline-polycrystalline type (bulk cells), e.g. silicon solar cells
- Special configuration of the PV cells array,
- Special electrical connections of the PV cells in a module
- · Circuitry integrated with the PV cells
- Specific dispositions or shapes of adjacent cells within the module
- Special configuration or structure of PV modules, adapted for special applications, e.g. solar hats
- Bypass diodes associated to the interconnections between cells of the module.

#### References

# Limiting references

This place does not cover:

Supporting structures for PV modules	H02S 20/00
--------------------------------------	------------

### Informative references

Circuit arrangements for solar cells	H01L 31/02021
9	<u> </u>

# **Synonyms and Keywords**

In patent documents, the following words/expressions are often used as synonyms:

• "modules" and "panels"

# H01L 31/044


including bypass diodes (bypass diodes in the junction box H02S 40/34)

### **Definition statement**

This place covers:

Bypass diodes in PV modules, e.g. bypass diodes for a string of PV cells in a PV module

# Example:



# References

# Limiting references

This place does not cover:

bypass diodes in the junction box	H02S 40/34


comprising bypass diodes integrated or directly associated with the devices, e.g. bypass diodes integrated or formed in or on the same substrate as the photovoltaic cells

### **Definition statement**

This place covers:

Bypass diodes in PV modules, e.g. integrated with thin film solar cells.

Example:



(B: bypass diodes, C: plurality of thin film solar cells)

# H01L 31/0445


including thin film solar cells, e.g. single thin film a-Si, CIS or CdTe solar cells

# **Definition statement**

This place covers:

PV modules or arrays of single PV cells including inorganic thin film solar cells, e.g. single thin film a-Si, CIS or CdTe solar cells.

# Example:



# H01L 31/046


# PV modules composed of a plurality of thin film solar cells deposited on the same substrate


### **Definition statement**

This place covers:

PV modules composed of a plurality of inorganic thin film solar cells deposited on the same substrate and electrically connected together, e.g. thin film a-Si, CIS or CdTe solar cells.

# Example:





### Informative references

Attention is drawn to the following places, which may be of interest for search:

Method of deposition of CIS compounds	H01L 31/0322
Thin films deposited on metallic or insulating substrates	H01L 31/0392
Method of deposition of amorphous silicon cells	H01L 31/202, H01L 31/204
Roll to roll deposition of amorphous silicon device	H01L 31/206

# H01L 31/0463

characterised by special patterning methods to connect the PV cells in a module, e.g. laser cutting of the conductive or active layers

## **Definition statement**

This place covers:

specific patterning methods (like laser trimming, chemical etching) which aims at forming a module from a plurality of (interconnected) adjacent thin film solar cells from initially continuous thin films.

### References

# Informative references

Processes or apparatus specially adapted for the manufacture or treatment of PV cells	H01L 31/18
Processes or apparatus specially adapted for the manufacture or treatment of PV cells comprising amorphous semiconductor materials	H01L 31/20


comprising particular structures for the electrical interconnection of adjacent PV cells in the module (H01L 31/0463 takes precedence)

### **Definition statement**


This place covers:

specific interconnection structures interconnecting adjacent thin film solar cells, e.g. insulating spacer to avoid short-circuits between cells.

### Examples:



(Reference numeral 290: electrical interconnection structure)



(Reference numeral 1124: electrical interconnection structure)

### Limiting references

This place does not cover:

specific patterning methods to interconnect adjacent thin film solar cells in	H01L 31/0463
a thin film PV module	


# H01L 31/0468

comprising specific means for obtaining partial light transmission through the module, e.g. partially transparent thin film solar modules for windows

### **Definition statement**

This place covers:

Example:



# H01L 31/047

PV cell arrays including PV cells having multiple vertical junctions or multiple V-groove junctions formed in a semiconductor substrate

# **Definition statement**

This place covers:

Solar cells formed in a semiconductor substrate (bulk type) and being separated by V-grooves or having a plurality of vertical junctions.

# Examples:







FIG. 3








PV cell arrays made by cells in a planar, e.g. repetitive, configuration on a single semiconductor substrate; PV cell microarrays (PV modules composed of a plurality of thin film solar cells deposited on the same substrate H01L 31/046)

### **Definition statement**


This place covers:


Photovoltaic cell arrays made by cells in a planar, e.g. repetitive, configuration on a single semiconductor substrate; PV cell microarrays.

# Examples:



(Reference numerals 5: N-doping, 3: P-doping)





### Limiting references

This place does not cover:

Photovoltaic modules composed of a plurality of thin film solar cells	H01L 31/046
deposited on the same substrate	

# H01L 31/048

# **Encapsulation of modules**


### **Definition statement**

This place covers:

• PV devices comprising encapsulation layers specially adapted for protecting the photovoltaic module, e.g. details of laminations, materials in-between; methods for obtaining them.

Illustrative example of subject matter classified in this place:


1.



• Housings for PV cells.

Illustrative example of subject matter classified in this place:

2.



# References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Encapsulation of photodetectors or photodiodes	H01L 31/0203
Coatings at the cell level, e.g. for passivation or antireflection	H01L 31/02167
Back side reflectors for PV cells	H01L 31/056
Processes or apparatus peculiar to the manufacture or treatment of these devices or of parts thereof	H01L 31/18
Layered products essentially comprising sheet glass or glass	B32B 17/00
Synthetic resin laminates	B32B 27/00
Adhesives per se	<u>C09J</u>
Materials for sealing or packing joints or covers	C09K 3/10
Encapsulation of organic solar cells	H10K 30/88

# H01L 31/049

# **Protective back sheets**

# References

# Informative references


Layered sheets per se	<u>B32B</u>

Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells (electrodes H01L 31/0224; electrical interconnection of thin film solar cells formed on a common substrate H01L 31/046; particular structures for electrical interconnecting of adjacent thin film solar cells in the module H01L 31/0465; electrical interconnection means specially adapted for electrically connecting two or more PV modules H02S 40/36)

### **Definition statement**

This place covers:

• The serial interconnection of PV cells (10) inside a PV module (100), e.g.:



- Specific interconnection materials for electrically interconnecting PV cells
- · Wiring substrates for serial connection of back contacted solar cells
- · Methods for interconnecting PV cells

### References

### Limiting references

This place does not cover:

Electrodes for PV cells	H01L 31/022425
Electrical interconnection of thin film solar cells formed on a common substrate	H01L 31/046
Particular structures for electrical interconnecting of adjacent thin film solar cells in the module	H01L 31/0465
Electrical interconnection means specially adapted for electrically connecting two or more PV modules	H02S 40/36

### Informative references

	· · · · · · · · · · · · · · · · · · ·
Soldering in general	<u>B23K</u>

Informative references

Conductive pastes as such	H01B 1/20
Materials used as interconnection in printed circuits	H05K 1/09

## H01L 31/052

Cooling means directly associated or integrated with the PV cell, e.g. integrated Peltier elements for active cooling or heat sinks directly associated with the PV cells (cooling means in combination with the PV module H02S 40/42)

### **Definition statement**

This place covers:

- PV cells comprising active cooling means, e.g. peltier elements, a liquid or gaseous coolant, directly associated or integrated with the cell
- PV cells comprising passive cooling means, e.g. heat sinks, directly associated or integrated with the cell

### References

### Limiting references

This place does not cover:

Cooling means in combination with the PV module	H02S 40/42
Cooling means in combination with the 1 v module	11020 40/42

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cooling means using Peltier elements for semiconductor devices in general	H01L 23/38
Cooling means for photodetectors or photodiodes	H01L 31/024
Optical elements directly associated or integrated with the PV cell, e.g. light reflecting and light concentrating means	H01L 31/054
Thermoelectric devices operating with Peltier or Seebeck-effect only	H10N 10/10

### H01L 31/0525

including means to utilise heat energy directly associated with the PV cell, e.g. integrated Seebeck elements

### **Definition statement**

This place covers:

Hybrid solar devices, i.e. PV cells including means for utilising thermal energy, e.g. by using Seebeck elements

### References

#### Informative references

Using solar heat per se	F24S 20/00
-------------------------	------------

	7
Means to utilise heat energy directly associated with the PV module	H02S 40/44

Energy storage means directly associated or integrated with the PV cell, e.g. a capacitor integrated with a PV cell (energy storage means associated with the PV module H02S 40/38)

### **Definition statement**

This place covers:

Photovoltaic devices including a battery to store electrical energy

### References

## Limiting references

This place does not cover:

Energy storage means associated with the PV module	H02S 40/38
--	------------

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Accumulators structurally combined with charging apparatus	H01M 10/465
Circuit arrangements for charging batteries with solar cells	H02J 7/35


# H01L 31/054

Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means

### **Definition statement**

This place covers:

PV cells comprising solar concentrators, lenses and reflectors, e.g. Fresnel lenses:



### Informative references

Attention is drawn to the following places, which may be of interest for search:

Antireflective coatings for light sensitive devices	H01L 31/0216
Concentrating means for semiconductor photodetectors	H01L 31/0232
Concentrators for solar heat collectors	F24S 23/00
Optical elements per se	<u>G02B</u>


# H01L 31/055

where light is absorbed and re-emitted at a different wavelength by the optical element directly associated or integrated with the PV cell, e.g. by using luminescent material, fluorescent concentrators or up-conversion arrangements

### **Definition statement**

This place covers:

PV cells comprising coatings or separate members, which change the wavelengths of the incident light, making it more suitable for absorption by the associated PV cell, e.g. fluorescent concentrators:



### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Luminescent member for photodetectors, e.g. for X-ray detectors	H01L 31/02322
Luminescent, e.g. electroluminescent, chemiluminescent materials	C09K 11/00

# **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Up conversion / down	Incident photons are converted into photons of higher/respectively
conversion	lower energies (shorter, respectively longer wavelengths).

# **Synonyms and Keywords**

In patent documents, the following words/expressions are often used as synonyms:

• "photoluminescent materials"," luminescent materials" and "phosphorescent materials"

# H01L 31/056

# the light-reflecting means being of the back surface reflector [BSR] type

### **Definition statement**

This place covers:

PV cells comprising light-reflecting means sending back the light that already went through the PV cell, e.g. an Ag electrode in order to reflect the light on the back of the PV cell.

#### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Electrodes for PV cells	H01L 31/022425

# Special rules of classification

When an electrode has a specific structure/composition specially adapted for acting as back surface reflector, the document should be classified in  $\frac{\text{H01L 31/056}}{\text{H01b 31/022425}}$ .

### H01L 31/06

# characterised by potential barriers

### References

### Informative references


Photovoltaic cell arrays including PV cells having multiple vertical	H01L 31/047
junctions or multiple V-groove junctions formed in a semiconductor	
substrate	

# the potential barriers being of the point-contact type (<u>H01L 31/07</u> takes precedence)

# **Definition statement**

This place covers:

Point contact solar cells:



(Fig 3 US6034321)




Figure 1. A cross-section of a texturized, point-contact solar cell, with front and back surface diffusions.

See for instance EP2120269.

### References

# Limiting references

This place does not cover:

Devices having potential barriers being of the Schottky type	H01L 31/07
--	------------

### Informative references

Electrodes for light sensitive devices as such and manufacturing methods	H01L 31/022425
--	----------------

# Special rules of classification

Concerning the meaning of "point contact": the point contact in this group must be ohmic.


### H01L 31/062

# the potential barriers being only of the metal-insulator-semiconductor type

### **Definition statement**

This place covers:

Photovoltaic devices where the potential barrier consists in a metal-insulator-semiconductor (MIS) structure:



(US2006102972)

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photodetectors being of the conductor-insulator- semiconductor type, e.g.	H01L 31/113,
having a MIS structure	H01L 31/119

# **Synonyms and Keywords**

MIS: Metal - Insulator - Semiconductor; Tunnel (contact, oxide, structure,...)


Inversion layers; Field effect.

# the potential barriers being only of the graded gap type

### **Definition statement**

This place covers:

Photovoltaic devices where the absorbing part of the device involves a layer with a graded bandgap:



# Special rules of classification

When classifying in <u>H01L 31/065</u> (graded bandgap), subject matter related to the junction type is additionally classified in the corresponding other subgroups provided for under <u>H01L 31/06</u>.

Example: Solar cells having a p-i-n structure with a graded band gap intrinsic region, are classified in <u>H01L 31/065</u> and additionally in <u>H01L 31/075</u>.

### H01L 31/068


the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells

### **Definition statement**


This place covers:

Photovoltaic devices where the potential barrier is a p-n junction involving one single material (same composition and same crystal structure) with different dopants (so called "homojunction"). This group covers mostly silicon homojunction p-n solar cells.

Example of bulk silicon solar cell:



Example of thin film solar cell:



### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Devices having potential barriers being only of the PN heterojunction type, e.g. a-Si / c-Si solar cell	H01L 31/072
Photodetectors with p-n-homojunction structure	H01L 31/103
Methods for manufacturing homojunction solar cells	H01L 31/18

# Special rules of classification

All homojunction solar cells are classified in  $\underline{\text{H01L 31/068}}$  and additionally in  $\underline{\text{H01L 31/0236}}$ ,  $\underline{\text{H01L 31/0224}}$ ,  $\underline{\text{H01L 31/02167}}$ , and  $\underline{\text{H01L 31/02168}}$ , whenever appropriate.

Multiple homojunctions are covered by <u>H01L 31/0687</u>, unless one of the junctions is of special interest as such. In that case, the subject matter is additionally classified in <u>H01L 31/068</u>.


Amorphous silicon is not considered to be the same material as crystalline silicon, because a-Si and c-Si have a different crystal structure, and a different band gap. An a-Si / c-Si structure is, therefore, considered a heterojunction, which are covered by H01L 31/072.

# Multiple junction or tandem solar cells

### **Definition statement**

This place covers:


Tandem homojunction solar cells, i.e. a plurality of homojunction cells deposited on one another so as to form a single integrated photovoltaic structure, each cell having a different bandgap and thus a different spectral sensitivity. Tunnel junctions between cells usually ensure the electrical connection and the current flow between the cells.



(Fig 1 of EP1469528)

# Relationships with other classification places

• stacked solar cells, meaning different solar cells mechanically stacked on one another, not integrated as a single structure: <u>H01L 31/043</u>, see figure below)



# Limiting references

This place does not cover:

Stacked solar cells (see figure above), i.e. different solar cells	H01L 31/043
mechanically stacked on one another, not integrated as a single	
structure.	

### Informative references

Attention is drawn to the following places, which may be of interest for search:

Solar cells laterally integrated on a common substrate	H01L 31/0475
Heterojunctions tandem solar cells	H01L 31/0725
p-i-n tandem solar cells	H01L 31/076
Tandem solar cells comprising sub-cells each having a different kind of potential barrier	H01L 31/078

# Special rules of classification

III-V (homojunction) tandem solar cells are classified both in <u>H01L 31/0687</u> and additionally in <u>H01L 31/0693</u>, if all the cells of the tandem structure are III-V homojunction cells.

# H01L 31/0693

the devices including, apart from doping material or other impurities, only  $A_{III}B_V$  compounds, e.g. GaAs or InP solar cells

### **Definition statement**

This place covers:

Photovoltaic PN homojunction devices including, apart from doping material or other impurities, only AIIBV compounds, e.g. n-GaAs / p- GaAs.

**Definition statement** 

Space solar cells, concentrator solar cells

### References

### Informative references

Attention is drawn to the following places, which may be of interest for search:

III - V heterojunctions solar cells, i.e. solar cells involving two different III-	H01L 31/0735
V materials within one junction	

### Special rules of classification

III-V (homojunction) tandem solar cells are classified both in  $\frac{\text{H01L 31/0687}}{\text{H01L 31/0693}}$ , if all the cells of the tandem structure are III-V homojunction cells.

### H01L 31/07

# the potential barriers being only of the Schottky type

# **Definition statement**

This place covers:

Photovoltaic devices where the junction consists in a Schottky barrier (rectifying metal-semiconductor junction).

### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photodetectors with Schottky structure	H01L 31/108
--	-------------

# Glossary of terms

In this place, the following terms or expressions are used with the meaning indicated:

,	metal-semiconductor structure involving a potential barrier (that is, not ohmic). The Schottky metal is both a part of the junction and an
	electrode.

# H01L 31/072

### the potential barriers being only of the PN heterojunction type

### **Definition statement**

This place covers:

Photovoltaic devices where the junction consists in a p-n structure involving two different materials (compositionally and/or structurally), thereby forming a so called heterojunction.

# Relationships with other classification places

The different heterojunctions types are dispatched in the subgroups  $\underline{\text{H01L 31/072}}$  and subgroups and  $\underline{\text{H01L 31/0336}}$  and subgroups.

#### References

#### Limiting references

This place does not cover:

P-i-n solar cell structures	H01L 31/075

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Materials of the semiconductor bodies	H01L 31/0256
Heterojunction photodetectors	H01L 31/109

## H01L 31/0725

## Multiple junction or tandem solar cells

## **Definition statement**

This place covers:

Tandem heterojunction solar cells, i.e. photovoltaic structures consisting of a plurality of heterojunctions cells (and only heterojunction solar cells) deposited on one another so as to form a single integrated photovoltaic structure, each cell having normally a different bandgap and a different spectral sensitivity.

#### References

#### Limiting references

This place does not cover:

	Y
Stacked solar cells, i.e. different solar cells mechanically stacked on one	H01L 31/043
another, not integrated as a single structure	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Solar cells laterally integrated on a common substrate	H01L 31/0475
Tandem homojunction solar cells	H01L 31/0687
P-i-n tandem solar cells	H01L 31/076
Tandem solar cells comprising sub-cells each having a different kind of potential barrier	H01L 31/078

## H01L 31/073

## comprising only A<sub>II</sub>B<sub>VI</sub> compound semiconductors, e.g. CdS/CdTe solar cells

#### **Definition statement**

This place covers:

Heterojunction photovoltaic device wherein the heterojunction barrier consists in two different II-VI compound materials.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

II-VI heterojunction photodetectors	H01L 31/109
II-VI neterojunction photodetectors	H01L 31/109

## H01L 31/0735

# comprising only $A_{\text{III}}B_{\text{V}}$ compound semiconductors, e.g. GaAs/AlGaAs or InP/GaInAs solar cells

#### **Definition statement**

This place covers:

Heterojunction photovoltaic devices wherein the heterojunction consists in two different III-V compound materials.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

III-V heterojunction photodetectors	H01L 31/109
-------------------------------------	-------------

## H01L 31/074

# comprising a heterojunction with an element of Group IV of the Periodic Table, e.g. ITO/Si, GaAs/Si or CdTe/Si solar cells

## **Definition statement**

This place covers:

Heterojunction photovoltaic devices wherein the heterojunction consists in two different materials, only one of them being silicon or another Group IV element or alloy.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

, , , , ,	H01L 31/0745, H01L 31/0747
III-V heterojunction photodetectors	H01L 31/109

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Group IVA is also referred to as Group 14 (new nomenclature).

## H01L 31/0745

## comprising a A<sub>IV</sub>B<sub>IV</sub> heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells

#### **Definition statement**

This place covers:

Heterojunction photovoltaic devices wherein the heterojunction barrier consists in two different group IV materials (elements or alloys).

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

AIV/BIV heterojunction photodetectors	H01L 31/109

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated: Group IVA is also referred to as group 14 (new nomenclature).

## H01L 31/0747


# comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer

#### **Definition statement**


This place covers:

Heterojunction photovoltaic devices wherein the heterojunction barrier consists in two different group IV materials with different crystalline structures (with or without a thin intrinsic interlayer in-between).

Illustrative example of the subject matter classified in <u>H01L 31/0747</u>:



**Definition statement** 



## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

P-i-n solar cells with the intrinsic part composed of one amorphous sublayer and one microcrystalline sublayer, both being absorption layers (meaning of similar thicknesses)	H01L 31/075
AIV/BIV heterojunction photodetectors	H01L 31/109

## H01L 31/0749

# including a $A_IB_{III}C_{VI}$ compound, e.g. CdS/CuInSe $_2$ [CIS] heterojunction solar cells

## **Definition statement**

This place covers:

 Heterojunction photovoltaic devices wherein the heterojunction barrier includes at least one I-III-VI compound


## H01L 31/075

# the potential barriers being only of the PIN type, e.g. amorphous silicon PIN solar cells

## **Definition statement**

This place covers:

 Photovoltaic devices wherein the potential barrier consists of a p-i-n structure, the intrinsic layer being the light absorbing layer. Illustrative example of the subject matter classified in H01L 31/075:



Most solar cells having p-i-n structure are made of a-Si with a thicker i layer between thinner p and n layers.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Photodetectors with p-i-n structure	H01L 31/105
-------------------------------------	-------------

# Special rules of classification

p-n structures including a very thin intrinsic inter-layer, which is not the absorbing layer of the structure are considered to be PN heterojunctions, which are covered by group <u>H01L 31/0747</u>.

If all p, i and n layers are crystalline, i.e. poly- or monocrystalline, not microcrystalline, then H01L 31/077.

## H01L 31/076

## Multiple junction or tandem solar cells

#### **Definition statement**

This place covers:

• Tandem p-i-n solar cells, i.e. a plurality of p-i-n structures deposited on one another so as to form a single integrated photovoltaic structure, each cell having normally a different bandgap and therefore different spectral sensitivity.

#### References

## Limiting references

This place does not cover:

Stacked solar cells (see figure below), i.e. different solar cells	H01L 31/046
mechanically stacked on one another, not integrated as a single	
structure.	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Solar cells laterally integrated on a common substrate	H01L 31/0475
Tandem solar cells comprising sub-cells each having a different kind of potential barrier	H01L 31/078
Multiple wavelength photodetectors	H01L 31/101
P-i-n photodetectors	H01L 31/105

## H01L 31/077

# the devices comprising monocrystalline or polycrystalline materials

## **Definition statement**

This place covers:

Photovoltaic p-i-n structures wherein at least one of the active layers is crystalline.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Mechanically stacked on one another	H01L 31/046
P-n structure with very thin intrinsic interlayer which does not act as the absorbing region of the structures	H01L 31/0747
Photodetectors with p-i-n structure	H01L 31/105

# H01L 31/078

# including different types of potential barriers provided for in two or more of groups H01L 31/062 - H01L 31/075

#### **Definition statement**

This place covers:

Tandem solar cells with different junction types, e.g. one p-i-n sub-cell and one heterojunction sub-cell integrated on one another. Normally, all type of tandem solar cells which are not classified in H01L 31/0687, H01L 31/0725 or H01L 31/076).

Normally, all types of tandem solar cells which are not classified in  $\frac{\text{H01L }31/0687}{\text{H01L }31/0725}$  or  $\frac{\text{H01L }31/076}{\text{H01L }31/076}$  are classified here.

# H01L 31/08

# in which radiation controls flow of current through the device, e.g. photoresistors

## **Definition statement**

This place covers:

Photosensitive devices specially adapted for detection of photons.

**Definition statement** 

Photoconductors devices not having a potential barrier Photodetection devices involving one or more potential barriers, e.g. photodiodes, phototransistors

All wavelengths, i.e. terahertz (far IR), IR, visible, UV, X rays, gamma, corpuscular radiation is covered.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Integrated photosensitive devices (imagers)	H01L 27/146
Pyrometry (infrared radiation measurements)	G01J 5/20, G01J 5/28
Photometry	G01N 1/00
Sensors for corpuscular radiation, X-rays or gamma rays as a whole (including circuitry)	G01T 1/00

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

Photoconductive	the electrical conductivity of the material changes when light is
	absorbed by said material

## H01L 31/085

## {the device being sensitive to very short wavelength, e.g. X-ray, Gamma-rays}

#### **Definition statement**

This place covers:

Photoconductive devices, involving no junction, sensitive to very short wavelengths.

#### References

#### Informative references

Photodiode arrays sensitive to short wavelength	H01L 27/14658
Photoconductor arrays sensitive to short wavelengths	H01L 27/14676
Solar cells	H01L 31/04
Devices sensitive to infrared, visible or UV light	H01L 31/09
Measuring radiation intensity of very short wavelengths radiations with semiconductor devices	G01T 1/24

## H01L 31/09

# Devices sensitive to infrared, visible or ultraviolet radiation (<u>H01L 31/101</u> takes precedence)

## **Definition statement**

This place covers:

Photoconductive devices, involving no junction, sensitive to infrared, visible and UV light.

#### References

#### Limiting references

This place does not cover:

Devices comprising at least one potential jump barrier, e.g. photodiodes	H01L 31/101
Bipolar phototransistors	H01L 31/11
Photothyristors	H01L 31/111
Field effect phototransistors	H01L 31/112

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Solar cells	H01L 31/04
Photoconductive devices sensitive to wavelengths not being IR, visible or UV, i.e. being very short wavelength and corpuscular radiations	H01L 31/085
Photodiodes sensitive to wavelengths not being IR, visible or UV, i.e. being very short wavelength and corpuscular radiations	H01L 31/115
Radiation pyrometer using semiconductor devices	G01J 5/20

## H01L 31/10

## characterised by potential barriers, e.g. phototransistors

## **Definition statement**

This place covers:

Photodetecting devices for IR, visible and UV and very short wavelength or particles, comprising at least one potential barrier, e.g. p-n homojunction, heterojunction, Schottky junction, p-i-n structure

Photodiodes (one barrier)

Bipolar photo transistors (two barriers)

Photo thyristors (three barriers)

Field effect photo transistors (junction or MIS transistors).

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Integrated devices, e.g. imagers	H01L 27/146
Photoconductors	H01L 31/08, H01L 31/09
Photometry using radiation detectors	G01J 1/42
Radiation pyrometer using semiconductor devices	G01J 5/20
Photometry (not just the photosensitive semiconducting part, but also circuitry and other aspects of sensors)	G01N 1/00
Radiation sensors (not just the photosensitive semiconducting part, but also circuitry and other aspects of sensors)	G01T 1/00, G01T 3/00
Semiconductor radiation intensity detectors, e.g. for very short wavelengths	G01T 1/24
Measuring spatial distribution of X-rays or nuclear radiations with semiconductor detectors	G01T 1/366
Semiconductor neutron detector	G01T 3/08

# H01L 31/101

## Devices sensitive to infrared, visible or ultraviolet radiation

#### **Definition statement**

This place covers:

Multijunction photodetectors, eg. multispectral photodiodes

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Multicolour (multispectral) imagers with stacked pixels	H01L 27/14647,
	H01L 27/14652

# H01L 31/103

# the potential barrier being of the PN homojunction type

## References

#### Informative references

Photodiode integrated with other components (for instance the transistor in a pixel)	H01L 27/146
P-n homojunction solar cells	H01L 31/068

## Special rules of classification

In case the photosensing part (pixel) of an integrated device (imager) is described and considered to contain important features, the document is also classified in <u>H01L 31/10</u> and subgroups.

## H01L 31/12

structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto (semiconductor devices with at least one potential barrier or surface barrier adapted for light emission H01L 33/00; amplifiers using electroluminescent element and photocell H03F 17/00; electroluminescent light sources per se H05B 33/00)

## **Definition statement**

This place covers:

Devices including light emitting source(s) as well as photodetector(s) on a common substrate. This specific code is used when it is unclear which device controls the other (emitting device controls photosensitive device or the other way round).

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Assemblies of opto-electronic devices (not integrated on the same substrate, only juxtaposed, and not electrically nor optically coupled)	H01L 25/167
Semiconductor devices having potential barriers, specially adapted for light emission	H01L 33/00
Coupling light guides with opto-electronic elements	G02B 6/42
Amplifiers using electroluminescent element or photocell	H03F 17/00
Electronic switching using opto-electronic devices	H03K 17/968
Optical interconnects	H04B 10/801
Electroluminescent light sources per se	H05B 33/00
Combination of organic light sensitive components with organic light emitting components, e.g. optocoupler	H10K 65/00

## H01L 31/125

{Composite devices with photosensitive elements and electroluminescent elements within one single body}

#### **Definition statement**

This place covers:

Devices wherein the light source is an electroluminescent element, e.g. a LED device.

## H01L 31/14

the light source or sources being controlled by the semiconductor device sensitive to radiation, e.g. image converters, image amplifiers or image storage devices

#### **Definition statement**

This place covers:

Devices wherein the signal from the photodetector is used for controlling the emission of light from the light source.

#### Special rules of classification

Details of containers and/or encapsulation for these devices (including light source(s) and photodetector(s) are only classified here, not in <u>H01L 31/0203</u>).

## H01L 31/147

the light sources and the devices sensitive to radiation all being semiconductor devices characterised by potential barriers

#### **Definition statement**

This place covers:

Combinations of LED and photodiode, both devices optically coupled, when the signal from the photodiode controls the light emission from the LED.

#### H01L 31/153

## formed in, or on, a common substrate

#### **Definition statement**

This place covers:

Integrated combinations of LED and photodiode in/on the same substrate, both devices optically coupled, when the signal from the photodiode controls the light emission from the LED

#### H01L 31/16

the semiconductor device sensitive to radiation being controlled by the light source or sources

## **Definition statement**

This place covers:

Devices, wherein the light from the light source is sent to the photodetector which gives an electrical signal.

## References

#### Informative references

Assemblies of opto-electronic devices, not being integrated on the same	H01L 25/16
substrate, only juxtaposed	

Informative references

Proximity sensors	G01S 17/04
Coupling light guides with opto-electronic elements	G02B 6/42
Electronic switching or gating using opto-electronic devices	H03K 17/78

## Special rules of classification

Details of containers and/or encapsulation for these devices (including light source(s) and photodetector(s) are only classified here, not in <u>H01L 31/0203</u>).

## H01L 31/18

# Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Testing of photovoltaic devices, e.g. of PV modules or single PV cells	H02S 50/10
, ,	

## H01L 31/1804

# {comprising only elements of Group IV of the Periodic Table}

## **Definition statement**

This place covers:

Deposition, etching, patterning, doping of group IVA (group 14) elements or alloys as parts of photosensitive devices.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Etching, cleaning, patterning of semiconductors outside the specific context of photosensitive devices	H01L 21/00
photosensitive devices	H01L 21/02104, C23C 16/00, C23C 14/00, C23C 18/00, C30B,
Heat treatments, e.g. dopant activation, crystallization	H01L 31/186

## Special rules of classification

If the device obtained by the method is of particular interest, then the document is additionally classified in the relevant device groups <u>H01L 31/06</u>, <u>H01L 27/142</u>, or <u>H01L 31/08</u>.

## H01L 31/1828

# {the active layers comprising only A<sub>II</sub>B<sub>VI</sub> compounds, e.g. CdS, ZnS, CdTe}

#### **Definition statement**

This place covers:

Deposition, etching, patterning, doping of group II-VI compounds as parts of photosensitive devices

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Processes relating to semiconductor devices per se	H01L 21/00
--	------------

## H01L 31/184

{the active layers comprising only A<sub>III</sub>B<sub>V</sub> compounds, e.g. GaAs, InP}

#### **Definition statement**

This place covers:

Deposition, etching, patterning, doping of group III-V compounds as parts of photosensitive devices.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Processes relating to semiconductor devices per se	H01L 21/00
--	------------

## H01L 31/186

{Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation}

#### **Definition statement**

This place covers:

Post-treatment of (non-amorphous) photosensitive devices or of materials within photosensitive devices (possibly before final completion of the device).

#### References

## Limiting references

This place does not cover:

Post-treatment specific to amorphous semiconductors, wherein the final	H01L 31/208
film is still amorphous after the treatment	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Crystallisation or recrystallisation of non-monocrystalline semiconductor materials per se	H01L 21/02667
Thermal treatment for modifying the properties of semiconductor bodies per se	H01L 21/324

## H01L 31/1864

# {Annealing}

#### **Definition statement**

This place covers:

Heat treatments of the deposited layers or of the devices

#### References

# Limiting references

This place does not cover:

Recrystallization	H01L 31/1872
-------------------	--------------

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Thermal treatment for modifying the properties of semiconductor bodies per se	H01L 21/324
Selenization in I-III-VI chalcopyrite semiconductor layer formation	H01L 31/0322

## Special rules of classification

If the treatment is done during the formation of the semiconductor layers, the annealing is not considered to be a "post treatment" and these processes details are classified in groups dealing with the formation of the semiconductor layers.

## H01L 31/1868

## {Passivation}

#### **Definition statement**

This place covers:

After-treatments for passivation

#### References

#### Informative references

Coating deposition	H01L 31/0216
--------------------	--------------

## H01L 31/1872

## {Recrystallisation}

#### **Definition statement**

This place covers:

Crystallization processes and recrystallisation processes: the starting layer being in polycrystalline or amorphous state, after the treatment being then in mono- or polycrystalline state, e.g. crystallization of amorphous layers.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Film crystallization as such (not specific to photosensitive devices)	H01L 21/02667
Particular post-treatment of the devices, wherein the layers after the treatment are still amorphous	H01L 31/208

## H01L 31/1876

## {Particular processes or apparatus for batch treatment of the devices}

## **Definition statement**

This place covers:

Apparatus and processes in which a plurality of substrates or devices are simultaneously processed.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Apparatuses not specific to the fabrication of solar cells or photodetecting	H01L 21/67
devices	

## H01L 31/188

# {Apparatus specially adapted for automatic interconnection of solar cells in a module}

# **Definition statement**

This place covers:

Stringer devices, for automatic soldering of interconnecting tabs to solar cells (of bulk type) for series connections

## H01L 31/1884

## {Manufacture of transparent electrodes, e.g. TCO, ITO}

#### **Definition statement**

This place covers:

Methods for manufacturing transparent electrodes.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Electrode material or optical/electrical properties of transparent electrodes	H01L 31/022466
Transparent electrodes for semiconductor light emitting devices LEDs	H01L 33/42
Conductive materials, e.g. oxides	H01B 1/08
Transparent electrodes for organic devices	H10K 30/82

## H01L 31/20

# such devices or parts thereof comprising amorphous semiconductor materials

#### **Definition statement**

This place covers:

Apparatuses and methods specific to amorphous semiconductor materials

#### References

#### Limiting references

This place does not cover:

Apparatuses and methods relating to microcrystalline silicon	H01L 31/1824
Apparatuses and methods relating to microcrystalline silicon	11012 31/1024

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

	15
Crystallization of amorphous layers	H01L 31/1872

## Special rules of classification

Microcrystalline is not considered amorphous for purposes of classification.

## H01L 31/202

# {including only elements of Group IV of the Periodic Table}

## **Definition statement**

This place covers:

Methods for depositing elements of the fourth group of the Periodic System, e.g. amorphous silicon.

## Special rules of classification

For methods aimed at decreasing the Staebler-Wronski effect, classification is additionally made in H01L 31/03767.

## H01L 31/206

{Particular processes or apparatus for continuous treatment of the devices, e.g. roll-to roll processes, multi-chamber deposition}

#### **Definition statement**

This place covers:

Methods or specific apparatuses for processing a plurality of devices on a substrate, e.g. multichamber deposition of p-i-n amorphous silicon solar modules and roll to roll processes.

#### H01L 31/208

# {Particular post-treatment of the devices, e.g. annealing, short-circuit elimination}

#### **Definition statement**

This place covers:

Methods to recover short-circuit defects in amorphous silicon solar cell modules.

#### H01L 33/00

#### **Definition statement**

This place covers:

Light emitting diodes [LEDs] or superluminescent diodes [SLDs], including LEDs or SLDs emitting infrared [IR] light or ultraviolet [UV] light.

The subgroup <u>H01L 33/48</u> covers elements in intimate contact with the semiconductor body or integrated with the package.

#### References

#### Limiting references

This place does not cover:

Devices consisting of a plurality of monolithically integrated LED components or of LED components monolithically integrated with other semiconductor components	H01L 27/15
Semiconductor lasers	H01S 5/00

Limiting references

Organic light emitting diodes [OLEDs] or polymer light emitting diodes	H10K 50/00
[PLEDs]	

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Hybrid assemblies of a plurality of individual LED devices	H01L 25/075
Hybrid assemblies of LED devices with other semiconductor devices	H01L 25/167
Compositions of polymers for encapsulating LEDs	<u>C08L</u>
Photoluminescent materials per se	C09K 11/00
Light sources using semiconductor devices as light-generating elements, e.g. using light-emitting diodes [LED] or lasers	F21K 9/00
Couplings of planar or plate-like light guides with LEDs	G02B 6/0073
Couplings of light guides with optoelectronic elements	G02B 6/42
Liquid crystal display backlights using LEDs	G02F 1/133603
Electroluminescent light sources per se	H05B 33/00
Circuit arrangements for LEDs	H05B 45/00

# Special rules of classification

When classifying in the subgroup <u>H01L 33/18</u> or <u>H01L 33/40</u>, classification is also made in group <u>H01L 33/26</u> in order to identify the chemical composition of the light emitting region.

Apparatus specially adapted for the manufacture of LEDS or parts thereof is classified together with the corresponding processes in groups  $\underline{\text{H01L } 33/005}$  and  $\underline{\text{H01L } 2933/00}$ .

## **Glossary of terms**

In this place, the following terms or expressions are used with the meaning indicated:

active region	Includes the active junction and immediately adjacent P and N layers, e.g. light emitting layer, confining layer, cladding layer, spacer layer, etc.	
light emitting region	Synonymous with "active region"	
heterojunction	Interface between dissimilar semiconductor crystal having different band gaps.	
graded	The gradual change of the composition or doping level.	
superlattice	A periodic arrangements of layers of different material or doping types. E.g. InGaN/GaN/ InGaN/GaN superlattice, p/n/p/n superlattice, MQW, etc.	
coating	One or more layers, which are formed essentially conformally on at least a portion of a device, and which are directly associated with the semiconductor or solid state body. Coatings typically have passivation or optical characteristics and function more than merely a physical barrier.	
encapsulation	One or more layers, typically comprising epoxy material, which at least partially enclose a device. An encapsulation is often used to hermetically seal the device.	

container	A solid construction in which a device is placed, or which is formed around the device, and which forms a part of a packaged device. A container requires a partial or total enclosure, but does not require a bottom. A container may also contain a filling within the container.
Intrinsic region or layer	Semiconductor region or layer that is undoped or not intentionally doped such that the electron and hole densities are approximately equal.

# **Synonyms and Keywords**

In patent documents, the following abbreviations are often used:

LED	Light Emitting Diode
SLD	Super Luminescent Diode
IR	Infrared
UV	Ultraviolet
LCD	Liquid Crystal Display
PCB	Printed Circuit Board
MQW	Multiple Quantum Well
SQW	Single Quantum Well

# H01L 33/0004

# {Devices characterised by their operation}

## **Definition statement**

This place covers:

Light emissive devices characterized by their operation, e.g. field effect, low coherence emission, barrier structure or junction structure.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Light emitting devices based on quantum effects	H01L 33/04
---	------------

## H01L 33/0008

## {having p-n or hi-lo junctions}


#### **Definition statement**

This place covers:

Light emissive devices including at least one p-n junction (e.g. p-n, p-i-n, p-p-n, p-n-n) or hi-lo junction (e.g. n-/n+ or p-/p+), e.g. single p-n junctions or hi-lo homo-junctions.

**Definition statement** 

## Illustrative examples:



[n-type layer 10, insulating layer 11, p-type layer 12]




Fig. 1

TABLE I

Layer	Composition	Band gap Energy (Eg)
1	InP substrate	1.35 eV
2	n-doped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV
3	Cd <sub>0.35</sub> Mg <sub>0.27</sub> Zn <sub>0.38</sub> Se	2.6 eV
4	Cd <sub>0.70</sub> Zn <sub>0.30</sub> Se	1.9 eV
5	Cd <sub>0.35</sub> Mg <sub>0.27</sub> Zn <sub>0.38</sub> Se	2.6 eV
6	n-doped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV
7	Cd <sub>0.35</sub> Mg <sub>0.27</sub> Zn <sub>0.38</sub> Se	2.6 eV
8	Cd <sub>0.33</sub> Zn <sub>0.67</sub> Se	2.3 eV
9	Cd <sub>0.35</sub> Mg <sub>0.27</sub> Zn <sub>0.38</sub> Se	2.6 eV
10	n-doped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV
11	undoped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV
12	Cd <sub>0.31</sub> Mg <sub>0.32</sub> Zn <sub>0.32</sub> Se	2.7 eV
13	undoped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV
14	p-doped Cd <sub>0.24</sub> Mg <sub>0.43</sub> Zn <sub>0.33</sub> Se	2.9 eV

# H01L 33/0012

# {p-i-n devices}

# **Definition statement**

This place covers:

Light emissive devices characterized by an intrinsic region or layer between a p-doped region and an n-doped region.

## References

#### Informative references

Light emissive devices with quantum effect active region	H01L 33/06
Light emissive devices with quantum effect active region	1101L 33/00


# {having at least two p-n junctions}


## **Definition statement**

## This place covers:

Light emissive devices having two or more p-n junctions within a single device. Examples include: light emitting bipolar transistors, light emitting thyristors, commonly addressed multi-spectral light emissive devices, and multi-junction light emissive diodes having multiple junctions addressed by a common anode and cathode.

## Illustrative examples:





## References

## Informative references

Light emissive semiconductor bodies having two or more light emitting	H01L 33/08
regions	

# {having heterojunctions or graded gap}

#### **Definition statement**

This place covers:

Light emissive devices characterized by a heterojunction or a homojunction having a graded energy gap.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Processes relating to the semiconductor material of light emitting regions	H01L 33/0054 - H01L 33/0091
Semiconductor body details of light emissive devices	H01L 33/02

## H01L 33/0025

## {comprising only $A_{III}B_{V}$ compounds}

#### **Definition statement**

This place covers:

Heterojunctions or graded gap homojunctions wherein all constituent semiconductor materials are Group III-V compounds.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Processes relating to light emissive devices with III-V compounds in the active region	H01L 33/0062
Group III-V compounds in the light emitting region	H01L 33/30

# H01L 33/0029

## {comprising only $A_{II}B_{VI}$ compounds}

## **Definition statement**

This place covers:

Heterojunctions or graded gap homojunctions wherein all constituent semiconductor materials are Group II-VI compounds.

#### References

#### Informative references

Processes relating to light emissive devices with II-V compounds in the	H01L 33/0083
active region	

Group II-VI compounds in the light emitting region	H01L 33/28


# {having Schottky barriers}

#### **Definition statement**

This place covers:

Light emissive devices including a Schottky barrier junction formed between a Schottky metal and a semiconductor.

Illustrative example:



[Schottky electrode 15]

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Electrode materials of light emissive devices	H01L 33/40
ı	

# H01L 33/0037


# {having a MIS barrier layer}

## **Definition statement**

This place covers:

Light emissive devices having a metal-insulator-semiconductor barrier at one of the anode or cathode.

#### Illustrative examples:



[substrate 1, metal oxide 4, conductive layer 5]

## H01L 33/0041

# {characterised by field-effect operation}

## **Definition statement**

This place covers:

Light emissive devices operated by using field-effect, wherein the conductivity of a region is altered by the application of an external electric field. Examples include light emitting MIS gated transistors or light emitting gated diodes.

# H01L 33/0045


## {the devices being superluminescent diodes}

## **Definition statement**

This place covers:

Broadband light emitting diodes having an optical cavity that generates amplified spontaneous emission, said emission is incoherent or has low coherence. A superluminescent diode is characterized by at least one wave guiding structure that suppresses coherence emission.

#### Illustrative example:



[AR coatings 21, waveguide bodies 32, 42]

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Shape of light emitting regions	H01L 33/24
Anti-reflective coatings	H01L 33/44

## H01L 33/005

## {Processes}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture or treatment of light emissive devices covered by this main group.

## H01L 33/0054

# {for devices with an active region comprising only group IV elements}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group IV elements or compounds with or without impurities in the active region.

## H01L 33/0058

# {comprising amorphous semiconductors}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising amorphous group IV elements or compounds with or without impurities in the active region.

## {for devices with an active region comprising only III-V compounds}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group III-V compounds with or without impurities in the active region.

## H01L 33/0066

# {with a substrate not being a III-V compound}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group III-V compounds with or without impurities in the active region and wherein the substrate is not a group III-V compound, e.g. GaN grown on a sapphire growth substrate.

## H01L 33/007

# {comprising nitride compounds}

## **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group III-V nitride compounds with or without impurities in the active region wherein the substrate is not a group III-V compound e.g. sapphire growth substrate.

## H01L 33/0075

## {comprising nitride compounds}

## **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group III-V nitride compounds with or without impurities in the active region.

## H01L 33/0083

## **{for devices with an active region comprising only II-VI compounds}**

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group II-VI compounds with or without impurities in the active region.

## {with a substrate not being a II-VI compound}

#### **Definition statement**

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group II-VI compounds with or without impurities in the active region wherein the substrate is not a group II-VI compound, e.g. ZnO grown on sapphire growth substrate.

#### H01L 33/0091

## {for devices with an active region comprising only IV-VI compounds}

#### Definition statement

This place covers:

Processes specially adapted for the manufacture of light emitting devices comprising group IV-VI compounds with or without impurities in the active region.

## H01L 33/0093

## {Wafer bonding; Removal of the growth substrate}

#### **Definition statement**

This place covers:

Wafer bonding or at least partial growth substrate removal from light emissive devices.

## H01L 33/0095

# {Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination}

#### **Definition statement**

This place covers:

- Front end of line treatments or processes, e.g. annealing, encapsulating, wafer level testing or repairing.
- Singulation of a wafer into individual light emissive devices.

#### H01L 33/02

## characterised by the semiconductor bodies

#### **Definition statement**

This place covers:

Light emissive devices having a particular semiconductor body, and structures or layers that directly influence the light emissive region, e.g. all layers and structures in the current path or directly influencing the semiconductor body, e.g. permanent buffer or stress relaxation layers.

The "particularity" can be:

- the nature of the material (specific composition, special doping species, crystal structure or orientation)
- shape, disposition or dimensions

• inclusions, defects and dislocations

## H01L 33/025


# {Physical imperfections, e.g. particular concentration or distribution of impurities}

## **Definition statement**


This place covers:


Details regarding the presence or distribution of imperfections, inclusions, dislocations, voids, defects, or particular doping profiles within the semiconductor body.

Illustrative example:



[V-defects 300 and threading dislocations 560 in luminous active layer 550 and semiconductor layers 540, 520]





[p-cladding layer 8, low-doped p-type layer 9, p-contact layer 10 and the associated impurity concentration]

## H01L 33/04

# with a quantum effect structure or superlattice, e.g. tunnel junction


## **Definition statement**

This place covers:

Structures creating a quantum effect within the semiconductor bodies, e.g. tunnelling barriers, quantum wells, super-lattices or similar nanostructures, which create a quantum effect.

The quantum effect structures are within the semiconductor body, but do not need to be in the light emitting region.

Illustrative example:



[superlattice 120 formed between n-type cladding layer 119 and light emitting region 130]


# within the light emitting region, e.g. quantum confinement structure or tunnel barrier

#### **Definition statement**

This place covers:

Structures creating a quantum effect within the light emitting regions.

Illustrative example:



[light emitting region 130 being a multiple quantum well including intrinsic region 33 and surrounding n-type region 33n and p-type region 33p]

## H01L 33/08

with a plurality of light emitting regions, e.g. laterally discontinuous light emitting layer or photoluminescent region integrated within the semiconductor body (H01L 27/15 takes precedence)

## **Definition statement**

This place covers:

Light emitting devices with semiconductor bodies having two or more light emitting regions, wherein light emitting regions are not individually addressable.

#### References

## Limiting references

This place does not cover:

Monolithically integrated arrays of individually addressable light emissive	H01L 27/15
devices	

# with a light reflecting structure, e.g. semiconductor Bragg reflector

## **Definition statement**

This place covers:

Light reflecting structures that directly influence the semiconductor body.

## H01L 33/105


# {with a resonant cavity structure}

#### **Definition statement**

This place covers:

Resonant cavity structures that directly influence the semiconductor body.

Illustrative example:



[DBR 79 and DBR 78 create a resonant cavity within the semiconductor body]

## H01L 33/12

## with a stress relaxation structure, e.g. buffer layer

## **Definition statement**

This place covers:

Stress relaxation structures, layers or films directly influencing the semiconductor body, e.g. lattice matching or stress relaxation between growth substrates and layers deposited thereon.

# with a carrier transport control structure, e.g. highly-doped semiconductor layer or current-blocking structure

#### **Definition statement**

This place covers:

Regions, structures or layers directly influencing the semiconductor body that modify the carrier path, impede or enhance carrier mobility, e.g. carrier transport, blocking or injection layers.

H01L 33/14 is used for carrier transport layers and carrier injection layers.

## H01L 33/145

## {with a current-blocking structure}

#### **Definition statement**

This place covers:

Regions, structures or layers directly influencing the semiconductor body, which reduce carrier mobility or redirect current path.

#### H01L 33/16

# with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous

#### **Definition statement**

This place covers:

Crystal structures, porosity, polarity or crystal orientation of semiconductor bodies.

<u>H01L 33/16</u> is used for particular crystal structure, orientation, porosity or polarity of semiconductor body regions outside the light emitting region.

#### H01L 33/18

#### within the light emitting region

#### **Definition statement**

This place covers:

Crystal structures, porosity, polarity or crystal orientation of light emitting regions.

## H01L 33/20

## with a particular shape, e.g. curved or truncated substrate

#### **Definition statement**

This place covers:

Shape of semiconductor bodies, e.g. surface roughness, periodic interfaces or nanostructures.

<u>H01L 33/20</u> is used for particular shape of semiconductor body regions outside of the light emitting region.


# Roughened surfaces, e.g. at the interface between epitaxial layers

## **Definition statement**

This place covers:

Roughened surface or roughened interface on or within the semiconductor bodies.

Illustrative example:



[n-conducting region 1 has a roughening 101 produced on its outer surface]

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Scattering means formed in or on the semiconductor bodies or	H01L 2933/0091
semiconductor body packages	

## H01L 33/24

# of the light emitting region, e.g. non-planar junction


# **Definition statement**

This place covers:

Particular shape of the light emitting region or within the light emitting region, e.g. interface or junction, wherein the shape is periodic and ordered and not a roughened surface with random order and structure.

**Definition statement** 

#### Illustrative example:



[light emitting region comprising first semiconductor layer 300, active layer 400 and second semiconductor layer 500, having a particular shape, specifically second semiconductor layer 500]

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Roughened surfaces	H01L 33/22
--------------------	------------

## Special rules of classification

Particular patterns for optical field shaping in or on the semiconductor body are additionally classified in indexing subgroup <u>H01L 2933/0083</u>.

## H01L 33/28

## containing only elements of Group II and Group VI of the Periodic Table

## **Definition statement**

This place covers:

Material of the light emitting region being only group II-VI compounds with or without impurities.

## H01L 33/285

# {characterised by the doping materials}

#### **Definition statement**

This place covers:

Dopants specially adapted for group II-VI compound semiconductors, forming part of the light emitting region.

## H01L 33/30

## containing only elements of Group III and Group V of the Periodic Table

#### **Definition statement**

This place covers:

Material of the light emitting region being only group III-V compounds with or without impurities.

# {characterised by the doping materials}

#### **Definition statement**

This place covers:

Dopants specially adapted for group III-V compound semiconductors, forming part of the light emitting region.

## H01L 33/32

## containing nitrogen

#### **Definition statement**

This place covers:

Material of the light emitting region being group III-nitride compounds with or without impurities.

## H01L 33/325

# {characterised by the doping materials}

## **Definition statement**

This place covers:

Dopants specially adapted for the group III-nitride compounds.

## H01L 33/34

# containing only elements of Group IV of the Periodic Table

#### **Definition statement**

This place covers:

Material of the light emitting region being only group IV materials with or without impurities.

## H01L 33/343

## {characterised by the doping materials}

#### **Definition statement**

This place covers:

Dopants specially adapted for the group IV materials.

## H01L 33/346

# {containing porous silicon}

#### **Definition statement**

This place covers:

Material of the light emitting region containing porous silicon.

## characterised by the electrodes

#### **Definition statement**

This place covers:

Electrodes for inorganic light emissive devices; methods of their manufacturing.

## **Special rules of classification**

Processes related to the making of electrodes are classified as additional information in H01L 2933/0016.

## H01L 33/38

# with a particular shape

## **Definition statement**

This place covers:

Electrodes with a particular shape or disposition.

## H01L 33/382


# {the electrode extending partially in or entirely through the semiconductor body}

#### **Definition statement**

This place covers:

The electrodes of a light emitting device extending from at least a surface of the semiconductor body at least to an internal region of the semiconductor body and being surrounded by the semiconductor body.

Illustrative example:



[electrode 70 extends into the semiconductor body]

# H01L 33/385


# {the electrode extending at least partially onto a side surface of the semiconductor body}

# **Definition statement**


This place covers:

Light emitting devices where at least one of the anode and cathode is formed along a side surface of the semiconductor body.

Illustrative examples:



[electrode including a reflective layer 70 and an additional conductive layer 82 extends to cover a side surface of the semiconductor body]



[electrode 18 formed on the side of semiconductor layer 12]


{with a plurality of electrode regions in direct contact with the semiconductor body and being electrically interconnected by another electrode layer}

## **Definition statement**


This place covers:

Electrode structures having at least two segments connected together by another separate electrode.

Illustrative examples:



[a plurality of electrode regions 850 are in direct contact with the semiconductor body including p-type region 840 and are electrically interconnected by conductive layer 860]



[plurality of electrodes 250 commonly connected to electrode 241 through conductive layer 242]

# H01L 33/40

## **Materials therefor**

# **Definition statement**

This place covers:

Materials of electrodes of light emissive devices.

# {Reflective materials}

## **Definition statement**

This place covers:

Reflective electrodes for light emissive devices.

## H01L 33/42

# **Transparent materials**

#### **Definition statement**

This place covers:

Transparent electrodes for light emissive devices.

## H01L 33/44

# characterised by the coatings, e.g. passivation layer or anti-reflective coating

## **Definition statement**

This place covers:

Coatings that are not reflective, e.g. passivating coating.

# **Special rules of classification**

Processes related to the making of coatings are classified as additional information in H01L 2933/0025.

# H01L 33/46

# Reflective coating, e.g. dielectric Bragg reflector

## **Definition statement**

This place covers:

Coatings that are reflective, e.g. dielectric Bragg reflectors, metallic coatings.

# H01L 33/465

# {with a resonant cavity structure}

## **Definition statement**

This place covers:

Reflective structures consisting of two or more mirrors with varying reflectivity that improve (narrow) the linewidth and spectral purity of the emission having incoherence or low coherence, without promoting or generating stimulated lasing emission.

# characterised by the semiconductor body packages

## **Definition statement**

This place covers:

"First-level" packaging elements such as a containers, encapsulation, wavelength conversion elements, optical field shaping elements, electrical arrangements, or heat extraction or cooling elements, which are structurally associated with the semiconductor bodies, electrodes, or coatings of the light emitting devices.

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Details of a semiconductor or other solid state device in general	H01L 23/00
Details of an organic light emitting device	H10K 50/80

# Special rules of classification

Processes related to the semiconductor body packages are classified as additional information in <u>H01L 2933/0033</u>, <u>H01L 2933/0041</u>, <u>H01L 2933/005</u>, <u>H01L 2933/0058</u>, <u>H01L 2933/0066</u>, and <u>H01L 2933/0075</u>.

# H01L 33/483


## {Containers}

# **Definition statement**

This place covers:

Enclosures forming part of the packaged devices, which essentially have a rigid construction, into which the body of the light emitting device is placed. It is often used as a physical protection structure. The enclosures may include a structure with a recess for receiving the light emitting device, a lid or a cover. The recesses may contain a filling, encapsulant or wavelength conversion material.

## Illustrative example:



[Can-type package for light emitting device 1 comprises base 2, cup 3, pins 4, and cap 5. Pins 4 are adapted to be inserted into holes in a substrate]

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Containers for a semiconductor or other solid state devices in general	H01L 23/02
Assembly of semiconductor or solid state devices not having separate containers	H01L 25/075
Assembly of semiconductor or solid state devices with separate containers	H01L 25/13
"Second level" base or cap for electric lamps, the electric lamp using a semiconductor device as a light generating element	F21K 9/235
"Second level" housing for electric lamps, the electric lamp using a semiconductor device as a light generating element	F21K 9/237
Housings for semiconductor laser	H01S 5/022
Semiconductor laser with a Can-type housing	H01S 5/02212
Containers for organic light emitting devices	H10K 50/84
Sealing arrangements for organic light emitting devices	H10K 50/841

# H01L 33/486


# {adapted for surface mounting}

# **Definition statement**

This place covers:


Containers that are specially adapted for being mounted, e.g. soldered, onto the surface of another element, e.g. circuit boards.

Illustrative examples:



**Definition statement** 

[container comprises package body 411 and leads 415 and 416 which are bent to allow for surface mounting of the package]



[container comprises casing 12 and leads 16 and 26 which are adapted for surface mounting to substrate 94 by soldering]

# H01L 33/50

# Wavelength conversion elements

## **Definition statement**

This place covers:

Luminescent elements formed in or on light emitting device packages, meant for converting an emitted wavelength into a different wavelength. The elements often comprise wavelength conversion materials, e.g. phosphorescent or fluorescent materials, and a matrix material, e.g. a binder material.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Coatings	H01L 33/44
Encapsulations	H01L 33/52
Encapsulations or coatings for organic light emitting devices	H10K 50/84

## Special rules of classification

Processes related to the making of wavelength conversion elements are classified as additional information in H01L 2933/0041.

## H01L 33/501

# {characterised by the materials, e.g. binder}

## **Definition statement**

This place covers:

Wavelength conversion elements characterized by a specific material, a specific material composition, or specific function of the material, including constituents of the wavelength conversion element which are not wavelength conversion materials, e.g. binder.

## References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Polymer compositions in general	<u>C08L</u>
Use of a particular material as a binder	C09K 11/02

# H01L 33/502

# {Wavelength conversion materials}

# **Definition statement**

This place covers:

Wavelength conversion elements characterized by a specific wavelength conversion material, e.g. a specific phosphor or fluorescent material, or a specific function of a wavelength conversion material.

# H01L 33/504

# {Elements with two or more wavelength conversion materials}

## **Definition statement**

This place covers:

Wavelength conversion elements characterized by two or more wavelength conversion materials, e.g. two or more specific phosphor or fluorescent materials. The wavelength conversion materials may be in the same layer or in distinct layers.

## H01L 33/505


# {characterised by the shape, e.g. plate or foil}

## **Definition statement**


This place covers:

Wavelength conversion elements characterized by their shape.


Illustrative examples:



[wavelength conversion element 4 for light emitting device 2 is characterized by a vertically long triangular shape]



[wavelength conversion element 104 for light emitting device 102 is characterized by the non-uniform shape of the top surface 108]



[wavelength conversion element 234 for light emitting element 22 is characterized by the patterned microstructures shape 231]

# References

# Informative references

Encapsulation having a particular shape	H01L 33/54
Field shaping elements, which are not wavelength conversion elements	H01L 33/58

{the elements being in intimate contact with parts other than the semiconductor body or integrated with parts other than the semiconductor body}

## **Definition statement**

This place covers:

Wavelength conversion elements, which are not in intimate contact with, e.g. spaced away from, the light emitting devices, e.g. remote phosphor configuration.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

"Second level" wavelength conversion means for electric lamps, the	F21K 9/64
electric lamp using a semiconductor device as a light generating element	

# H01L 33/508

{having a non-uniform spatial arrangement or non-uniform concentration, e.g. patterned wavelength conversion layer, wavelength conversion layer with a concentration gradient of the wavelength conversion material}

## **Definition statement**

This place covers:

Wavelength conversion elements not having a uniform concentration.

Examples include wavelength conversion elements, in which the wavelength conversion material, e.g. phosphorescent or fluorescent material, has a concentration gradient within the binder material (i.e. matrix material).

## H01L 33/52

## **Encapsulations**

# **Definition statement**

This place covers:

A sealing material in direct contact with and formed on the light emitting devices. An encapsulation may contain one or more layers and is primarily used as physical protection for the light emissive device.

#### References

#### Informative references

Process for the manufacture of an encapsulation of solid state devices in general	H01L 21/56
Encapsulation of solid state devices in general	H01L 23/28
Process relating to encapsulation	H01L 2933/005

# H01L 33/52 (continued)

Informative references

Shaping of a plastic by casting	B29C 39/00
Encapsulation for organic light emitting devices	H10K 50/84

# Special rules of classification

Processes related to encapsulations are classified as additional information in H01L 2933/005.

# H01L 33/54


# having a particular shape

# **Definition statement**


This place covers:

Encapsulation characterized by their shape.

Illustrative examples:



[encapsulation 400 is characterized by a lens shape]



[encapsulation 3 is characterized by the shape of the textured and tapered sidewalls]

## References

## Informative references

Wavelength conversion elements characterized by their shape	H01L 33/505

Informative references

Element that provides field shaping element (e.g. due to its shape) that is	H01L 33/58
not an encapsulation	

# H01L 33/56

# Materials, e.g. epoxy or silicone resin

## **Definition statement**

This place covers:

An encapsulation characterized by its material.

# References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Polymer compositions in general	<u>C08L</u>
Use of a particular material as a binder for fluorescent particles	C09K 11/02

# H01L 33/58

# **Optical field-shaping elements**

## **Definition statement**

This place covers:

Elements formed in or on light emitting device packages that are specially adapted for altering the path of the light emitted from the light emitting device.

Examples include lenses, refractors, diffraction gratings, matrix including scattering particles, diffuser, prism, or shader.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Scattering means in or on the semiconductor bodies or the semiconductor body packages	H01L 2933/0091
"Second level" optical arrangements for electric lamps, the electric lamp using a semiconductor device as a light generating element	F21K 9/60
Refractors for light sources of lens shape	F21V 5/04
Optical elements in general, e.g. lenses	<u>G02B</u>
Arrangements for extracting light from organic light emitting devices	H10K 50/85
Arrangements for contrast improvement of organic light emitting devices	H10K 50/86

# Special rules of classification

The optical field shaping element must be a "first level" optical element. "Second level" optical elements are classified in F21K 9/00 or G02B.

Special rules of classification

Periodic patterns for optical-field shaping in or on the semiconductor body or semiconductor body package, e.g. photonic bandgap structures are classified as additional information in <u>H01L 2933/0083</u>.

Processes related to the manufacturing of optical field-shaping elements are classified as additional information in <u>H01L 2933/0058</u>.

## H01L 33/60

### Reflective elements

#### **Definition statement**

This place covers:

An optical field shaping element which is reflective.

#### References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Reflective means for extracting light for organic light emitting devices	H10K 50/856

## H01L 33/62

# Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

## **Definition statement**

This place covers:

Electrical arrangements of "first-level" package elements, conducting electric current to or from an electrode of the light emitting device.

Examples include lead frames, insulating substrates with metallization layers thereon, solder balls, or a wire bond.

## References

# Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements for conducting electrical current to or from semiconductor or solid state devices in general	H01L 23/48, H01L 23/52
Lead-frames for semiconductor or other solid state devices in general	H01L 23/495
Arrangements for connecting or disconnecting semiconductor or solid states device in general	H01L 24/00

# Special rules of classification

Processes related to the manufacturing of arrangements for conducting electric current to or from the semiconductor body are classified as additional information in H01L 2933/0066.

# Heat extraction or cooling elements

## **Definition statement**

This place covers:

Elements or arrangement of elements in or on packages, the elements being specially adapted for heating or cooling of the light emitting device.

## References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements for cooling or heating of semiconductor devices in general

H01L 23/34

# Special rules of classification

Processes relating to the manufacturing of heat extraction or cooling elements are classified as additional information in H01L 2933/0075.

## H01L 33/641

# {characterized by the materials}

## **Definition statement**

This place covers:

Heat extraction or cooling elements, characterized by their specific material.

## H01L 33/642

# {characterized by the shape}

## **Definition statement**

This place covers:

Heat extraction or cooling elements, characterized by their shape.

# H01L 33/644

# {in intimate contact or integrated with parts of the device other than the semiconductor body}

#### **Definition statement**

This place covers:

Heat extraction or cooling elements, which are in direct physical contact, or integrated with, at least a part of the devices other than the semiconductor body, e.g. electrodes, package structures or coatings.

# {the elements being electrically controlled, e.g. Peltier elements}

## **Definition statement**

This place covers:

Thermoelectric heat extraction or cooling elements in or on a package.

#### References

#### Informative references

Attention is drawn to the following places, which may be of interest for search:

Cooling arrangements using the Peltier effect for semiconductor or solid state devices in general	H01L 23/38
Thermoelectric devices	H10N 10/00, H10N 15/00
Integrated devices including thermoelectric devices formed in or on a common substrate	H10N 19/00

# H01L 33/647

# {the elements conducting electric current to or from the semiconductor body}

#### **Definition statement**

This place covers:

Heat extraction or cooling elements, which also conduct electric current to or from an electrode of the light emitting devices.

#### References

## Informative references

Attention is drawn to the following places, which may be of interest for search:

Arrangements for conducting electrical current for semiconductor or solid state devices in general	H01L 23/48, H01L 23/52
Lead-frames for semiconductor or other solid state devices in general	H01L 23/495
Arrangements for connecting or disconnecting semiconductor or solid state devices in general	H01L 24/00

# H01L 33/648

# {the elements comprising fluids, e.g. heat-pipes}

## **Definition statement**

This place covers:

Heat extraction or cooling elements, which facilitate heat transfer by a fluid, i.e. gas or liquid.

# References

# Informative references

Heating or cooling elements comprising a fluid for semiconductor or solid	H01L 23/46
state devices in general	