## CPC COOPERATIVE PATENT CLASSIFICATION

### **H ELECTRICITY**

(NOTE omitted)

# H10 SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR

### H10B ELECTRONIC MEMORY DEVICES

#### **NOTE**

In this subclass, the periodic system used is the I to VIII group system indicated in the Periodic Table under Note (3) of section C

| Volatile memory devices |  | 12/10                       | • DRAM devices comprising bipolar components   |
|-------------------------|--|-----------------------------|--|
| 10/00                   | Static random access memory [SRAM] devices   |                             | WARNING  |
| 10/10                   | SRAM devices comprising bipolar components   |                             | Group H10B 12/10 is incomplete pending   |
|                         | WARNING  Group H10B 10/10 is incomplete pending reclassification of documents from groups H01L 27/1027, H01L 27/1028 and H10B 99/00. |                             | reclassification of documents from groups H01L 27/1027, H01L 27/1028 and H10B 99/00                  |
|                         |  |                             | All groups listed in this Warning should be considered in order to perform a complete search.        |
|                         | All groups listed in this Warning should be considered in order to perform a complete search.  | 12/20                       | • {DRAM devices comprising floating-body transistors, e.g. floating-body cells}                      |
| 10/12                   | • {comprising a MOSFET load element}   | 12/30                       | • {DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells}                      |
| 10/125<br>10/15         | <ul><li>• {the MOSFET being a thin film transistor [TFT]}</li><li>• {comprising a resistor load element}</li></ul>                   | 12/31                       | • • {having a storage electrode stacked over the   |
| 10/13                   | • {Peripheral circuit regions}   | 12/312                      | transistor} {with a bit line higher than the capacitor}  |
| 12/00                   | Dynamic random access memory [DRAM] devices  | 12/315                      | • • { with a bit line higher than the capacitor} • • • { with the capacitor higher than a bit line } |
| 12/01                   | • {Manufacture or treatment}   | 12/318                      | • • • {the storage electrode having multiple   |
| 12/02                   | • • {for one transistor one-capacitor [1T-1C] memory   | 12/33                       | segments \\ {the capacitor extending under the transistor}   |
| 12/03                   | cells} {Making the capacitor or connections thereto}   | 12/34                       | • • {the transistor being at least partially in a trench   |
| 12/033                  | • • • {the capacitor extending over the transistor}  |                             | in the substrate}  |
| 12/0335                 | {Making a connection between the   | 12/36                       | • • {the transistor being a FinFET}  |
|                         | transistor and the capacitor, e.g. plug}   | 12/37                       | <ul> <li>{the capacitor being at least partially in a trench<br/>in the substrate}</li> </ul>        |
| 12/036<br>12/038        | <ul><li> {the capacitor extending under the transistor}</li><li> {the capacitor being in a trench in the</li></ul>                   | 12/373                      | {the capacitor extending under or around the transistor}   |
| 12/0383                 | substrate} {wherein the transistor is vertical}  | 12/377                      | {having a storage electrode extension located over the transistor}                                   |
| 12/0385                 | • • • • {Making a connection between the transistor and the capacitor, e.g. buried strap}  | 12/39                       | { the capacitor and the transistor being in a same trench}   |
| 12/0387                 | {Making the trench}  | 12/395                      | • • • {the transistor being vertical}  |
| 12/05                   | {Making the transistor}  | 12/48                       | • • {Data lines or contacts therefor}  |
| 12/053                  | • • • {the transistor being at least partially in a  | 12/482                      | • • • {Bit lines}  |
|                         | trench in the substrate (vertical transistor in  | 12/485                      | • • • {Bit line contacts}  |
|                         | combination with a capacitor formed in a   | 12/488                      | • • {Word lines}   |
|                         | substrate trench <u>H10B 12/0383</u> )}  | 12/50                       | • {Peripheral circuit region structures}   |
| 12/056<br>12/09         | <ul><li> {the transistor being a FinFET}</li><li>. {with simultaneous manufacture of the peripheral</li></ul>                        | Non-volatile memory devices |  |
|                         | circuit region and memory cells}   | 20/00                       | Read-only memory [ROM] devices   |

Non-volatile memory devices H10B

| 20/10  | • ROM devices comprising bipolar components   | 41/41          | <ul> <li>of a memory region comprising a cell select<br/>transistor, e.g. NAND</li> </ul>  |
|--------|---|----------------|--|
|        | <u>WARNING</u>  | 41/42          | Simultaneous manufacture of periphery and  |
|        | Group H10B 20/10 is incomplete pending  |                | memory cells   |
|        | reclassification of documents from groups <u>H01L 27/1027</u> , <u>H01L 27/1028</u> and <u>H10B 99/00</u> .         | 41/43          | comprising only one type of peripheral transistor  |
|        | All groups listed in this Warning should be considered in order to perform a complete                               | 41/44          | • • • with a control gate layer also being used as part of the peripheral transistor   |
|        | search.   | 41/46          | • • • with an inter-gate dielectric layer also being   |
| 20/20  | <ul> <li>Programmable ROM [PROM] devices comprising<br/>field-effect components (<u>H10B 20/10</u> takes</li> </ul> | 41/47          | <ul> <li>used as part of the peripheral transistor</li> <li>with a floating-gate layer also being used as part of the peripheral transistor</li> </ul> |
|        | precedence)   | 41/48          | with a tunnel dielectric layer also being used   |
|        | WARNING   |                | as part of the peripheral transistor   |
|        | Group <u>H10B 20/20</u> is impacted by reclassification into group <u>H10B 20/25</u> .                              | 41/49          | • • • comprising different types of peripheral transistor  |
|        | Groups H10B 20/20 and H10B 20/25 should be considered in order to perform a complete                                | 41/50          | <ul> <li>characterised by the boundary region between the<br/>core region and the peripheral circuit region</li> </ul>                                 |
|        | search.   | 41/60          | <ul> <li>the control gate being a doped region, e.g. single-<br/>poly memory cell</li> </ul>   |
| 20/25  | • • One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links                               | 41/70          | the floating gate being an electrode shared by two or<br>more components   |
|        | WARNING   | 43/00          | EEPROM devices comprising charge-trapping  |
|        | Group H10B 20/25 is incomplete pending  |                | gate insulators  |
|        | reclassification of documents from group  | 43/10          | <ul> <li>characterised by the top-view layout</li> </ul>   |
|        | <u>H10B 20/20</u> .   | 43/20          | • characterised by three-dimensional arrangements,   |
|        | Groups <u>H10B 20/20</u> and <u>H10B 20/25</u> should   | 12/22          | <ul><li>e.g. with cells on different height levels</li><li>• with source and drain on different levels, e.g. with</li></ul>                            |
|        | be considered in order to perform a complete search.  | 43/23          | sloping channels   |
|        |   | 43/27          | • • • the channels comprising vertical portions, e.g.  |
| 20/27  | • {ROM only}  |                | U-shaped channels  |
| 20/30  | <ul> <li>{having the source region and the drain region on<br/>the same level, e.g. lateral transistors}</li> </ul> | 43/30          | characterised by the memory core region  |
| 20/34  | Source electrode or drain electrode   | 43/35          | • with cell select transistors, e.g. NAND  |
| 20/31  | programmed}   | 43/40<br>43/50 | <ul> <li>characterised by the peripheral circuit region</li> <li>characterised by the boundary region between the</li> </ul>                           |
| 20/36  | • • {Gate programmed, e.g. different gate material or no gate}  | 43/30          | core and peripheral circuit regions  |
| 20/363 | {Gate conductor programmed}   | 51/00          | Ferroelectric RAM [FeRAM] devices comprising   |
| 20/367 | • • • {Gate dielectric programmed, e.g. different   |                | ferroelectric memory transistors   |
|        | thickness}  | 51/10          | characterised by the top-view layout   |
| 20/38  | • • • {Doping programmed, e.g. mask ROM}  | 51/20          | <ul> <li>characterised by the three-dimensional<br/>arrangements, e.g. with cells on different height</li> </ul>                                       |
| 20/383 | • • • {Channel doping programmed}   |                | levels   |
| 20/387 | <ul> <li> {Source region or drain region doping programmed}</li> </ul>  | 51/30          | characterised by the memory core region  |
| 20/40  | • • {having the source region and drain region on   | 51/40          | characterised by the peripheral circuit region   |
|        | different levels, e.g. vertical channel}  | 51/50          | <ul> <li>characterised by the boundary region between the</li> </ul>   |
| 20/50  | • • {having transistors on different levels, e.g. 3D ROM}   | <i>52/</i> 00  | core and peripheral circuit regions  |
| 20/60  | • {Peripheral circuit regions}  | 53/00          | Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors   |
| 20/65  | {of memory structures of the ROM only type}   | 53/10          | • characterised by the top-view layout   |
| 41/00  | Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates                               | 53/20          | <ul> <li>characterised by the three-dimensional<br/>arrangements, e.g. with cells on different height</li> </ul>                                       |
| 41/10  | • characterised by the top-view layout  |                | levels   |
| 41/20  | characterised by three-dimensional arrangements,  | 53/30          | <ul> <li>characterised by the memory core region</li> </ul>  |
|        | e.g. with cells on different height levels  | 53/40          | characterised by the peripheral circuit region   |
| 41/23  | • • with source and drain on different levels, e.g. with sloping channels   | 53/50          | <ul> <li>characterised by the boundary region between the<br/>core and peripheral circuit regions</li> </ul>   |
| 41/27  | <ul> <li>the channels comprising vertical portions, e.g.</li> <li>U-shaped channels</li> </ul>                      |                |  |
| 41/30  | characterised by the memory core region   |                |  |
| 41/35  | • • with a cell select transistor, e.g. NAND  |                |  |
| 41/40  | . characterised by the peripheral circuit region  |                |  |

Non-volatile memory devices H10B

#### 61/00 69/00 Magnetic memory devices, e.g. magnetoresistive Erasable-and-programmable ROM RAM [MRAM] devices [EPROM] devices not provided for in groups H10B 41/00 - H10B 63/00, e.g. ultraviolet erasable-WARNING and-programmable ROM [UVEPROM] devices Group H10B 61/00 is incomplete pending WARNING reclassification of documents from group H10N 59/00. Group H10B 69/00 is incomplete pending reclassification of documents from groups Groups $\underline{\text{H10N } 59/00}$ and $\underline{\text{H10B } 61/00}$ should be H01L 27/1027 and H01L 27/1028. considered in order to perform a complete search. Groups H01L 27/1027, H01L 27/1028 and 61/10 {comprising components having two electrodes, e.g. H10B 69/00 should be considered in order to diodes or MIM elements} perform a complete search. 61/20 {comprising components having three or more electrodes, e.g. transistors} 61/22 • • {of the field-effect transistor [FET] type} 80/00 Assemblies of multiple devices comprising at least 63/00 Resistance change memory devices, e.g. resistive one memory device covered by this subclass RAM [ReRAM] devices **WARNING WARNING** Group H10B 80/00 is incomplete pending Group H10B 63/00 is impacted by reclassification reclassification of documents from groups into groups H10B 63/10 and H10N 79/00. H01L 25/065, H01L 25/0652, H01L 25/0655, All groups listed in this Warning should be H01L 25/0657, H01L 25/16, H01L 25/162, considered in order to perform a complete search. H01L 25/165, H01L 25/167 and H01L 25/18. All groups listed in this Warning should be 63/10 . Phase change RAM [PCRAM, PRAM] devices considered in order to perform a complete search. WARNING 99/00 Subject matter not provided for in other groups of Group H10B 63/10 is incomplete pending this subclass reclassification of documents from group WARNING H10B 63/00. Groups H10B 63/00 and H10B 63/10 should Group H10B 99/00 is incomplete pending be considered in order to perform a complete reclassification of documents from groups H01L 27/102 and H01L 27/1022. Group H10B 99/00 is also impacted by 63/20 • {comprising selection components having two reclassification into groups H10B 10/10, electrodes, e.g. diodes} H10B 12/10 and H10B 20/10. 63/22 • • {of the metal-insulator-metal type} All groups listed in this Warning should be 63/24 • • {of the Ovonic threshold switching type} considered in order to perform a complete search. 63/30 • {comprising selection components having three or more electrodes, e.g. transistors} 99/10 • {Memory cells having a cross-point geometry} 63/32 • {of the bipolar type} WARNING . {of the vertical channel field-effect transistor 63/34 type} Group H10B 99/10 is incomplete pending 63/80 . {Arrangements comprising multiple bistable or reclassification of documents from group multi-stable switching components of the same type H01L 27/10. on a plane parallel to the substrate, e.g. cross-point Groups H01L 27/10 and H10B 99/10 should arrays } be considered in order to perform a complete 63/82 {the switching components having a common search. active material layer} 99/14 • {comprising memory cells that only have passive 63/84 . . {arranged in a direction perpendicular to the resistors or passive capacitors} substrate, e.g. 3D cell arrays} 63/845 . . . {the switching components being connected to WARNING a common vertical conductor}

search.

Groups <u>H01L 27/101</u> and <u>H10B 99/14</u> should be considered in order to perform a complete

Group <u>H10B 99/14</u> is incomplete pending reclassification of documents from group

H01L 27/101

99/16 • {comprising memory cells having diodes}

#### WARNING

Group <u>H10B 99/16</u> is incomplete pending reclassification of documents from group <u>H01L 27/1021</u>.

Groups <u>H01L 27/1021</u> and <u>H10B 99/16</u> should be considered in order to perform a complete search.

99/20 • {comprising memory cells having thyristors}

#### WARNING

Group <u>H10B 99/20</u> is incomplete pending reclassification of documents from groups <u>H01L 27/1027</u> and <u>H01L 27/1028</u>.

Groups <u>H01L 27/1027</u>, <u>H01L 27/1028</u> and <u>H10B 99/20</u> should be considered in order to perform a complete search.

99/22 • {including field-effect components}

#### WARNING

Group <u>H10B 99/22</u> is incomplete pending reclassification of documents from group <u>H01L 27/105</u>.

Groups <u>H01L 27/105</u> and <u>H10B 99/22</u> should be considered in order to perform a complete search.